qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH RFC] hw/sh4/sh7750: Add STBCR/STBCR2 register support


From: John Paul Adrian Glaubitz
Subject: Re: [PATCH RFC] hw/sh4/sh7750: Add STBCR/STBCR2 register support
Date: Wed, 18 Oct 2023 14:46:02 +0200
User-agent: Evolution 3.50.0

Hi Geert!

On Wed, 2023-10-18 at 14:40 +0200, Geert Uytterhoeven wrote:
> The new Linux SH7750 clock driver uses the registers for power-down
> mode control, causing a crash:
> 
>     byte read to SH7750_STBCR_A7 (0x000000001fc00004) not supported
>     Aborted (core dumped)
> 
> Fix this by adding support for the Standby Control Registers STBCR and
> STBCR2.
> 
> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

Is this supposed to be applied on top of Yoshinori's DT conversion series?

Thanks,
Adrian

-- 
 .''`.  John Paul Adrian Glaubitz
: :' :  Debian Developer
`. `'   Physicist
  `-    GPG: 62FF 8A75 84E0 2956 9546  0006 7426 3B37 F5B5 F913



reply via email to

[Prev in Thread] Current Thread [Next in Thread]