[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[avr-libc-commit] [2482] Updates to Xmega headers: LOCKBITS renamed to L
|
From: |
Pitchumani |
|
Subject: |
[avr-libc-commit] [2482] Updates to Xmega headers: LOCKBITS renamed to LOCK_BITS. |
|
Date: |
Thu, 06 Aug 2015 08:54:18 +0000 |
Revision: 2482
http://svn.sv.gnu.org/viewvc/?view=rev&root=avr-libc&revision=2482
Author: pitchumani
Date: 2015-08-06 08:54:17 +0000 (Thu, 06 Aug 2015)
Log Message:
-----------
Updates to Xmega headers: LOCKBITS renamed to LOCK_BITS. Added missed defines
to ADC_CH_MUXPOS_enum. Corrected pinmux values in ADC_CH_MUXNEG_enum.
Modified Paths:
--------------
trunk/avr-libc/ChangeLog
trunk/avr-libc/NEWS
trunk/avr-libc/include/avr/iox128a1.h
trunk/avr-libc/include/avr/iox128a3.h
trunk/avr-libc/include/avr/iox128d3.h
trunk/avr-libc/include/avr/iox16a4.h
trunk/avr-libc/include/avr/iox16d4.h
trunk/avr-libc/include/avr/iox192a3.h
trunk/avr-libc/include/avr/iox192d3.h
trunk/avr-libc/include/avr/iox256a3.h
trunk/avr-libc/include/avr/iox256a3b.h
trunk/avr-libc/include/avr/iox256d3.h
trunk/avr-libc/include/avr/iox32a4.h
trunk/avr-libc/include/avr/iox32d4.h
trunk/avr-libc/include/avr/iox64a1.h
trunk/avr-libc/include/avr/iox64a3.h
trunk/avr-libc/include/avr/iox64d3.h
Modified: trunk/avr-libc/ChangeLog
===================================================================
--- trunk/avr-libc/ChangeLog 2015-07-29 14:05:19 UTC (rev 2481)
+++ trunk/avr-libc/ChangeLog 2015-08-06 08:54:17 UTC (rev 2482)
@@ -1,3 +1,23 @@
+2015-08-06 Morten Engelhardt Olsen <address@hidden>
+
+ * include/avr/iox32a4.h: Renamed member LOCKBITS to LOCK_BITS.
+ (ADC_CH_MUXPOS_enum): Add missed pinmux positions.
+ * include/avr/iox32d4.h: Likewise.
+ * include/avr/iox16a4.h: Likewise.
+ * include/avr/iox16d4.h: Likewise.
+ (ADC_CH_MUXNEG_enum): correct pinmux values.
+ * include/avr/iox128a1.h: Renamed member LOCKBITS to LOCK_BITS.
+ * include/avr/iox128a3.h: Likewise.
+ * include/avr/iox128d3.h: Likewise.
+ * include/avr/iox192a3.h: Likewise.
+ * include/avr/iox192d3.h: Likewise.
+ * include/avr/iox256a3.h: Likewise.
+ * include/avr/iox256a3b.h: Likewise.
+ * include/avr/iox256d3.h: Likewise.
+ * include/avr/iox64a1.h: Likewise.
+ * include/avr/iox64a3.h: Likewise.
+ * include/avr/iox64d3.h: Likewise.
+
2015-07-29 Pitchumani Sivanupandi <address@hidden>
* include/avr/wdt.h: Fix typo in documentation.
Modified: trunk/avr-libc/NEWS
===================================================================
--- trunk/avr-libc/NEWS 2015-07-29 14:05:19 UTC (rev 2481)
+++ trunk/avr-libc/NEWS 2015-08-06 08:54:17 UTC (rev 2482)
@@ -18,6 +18,9 @@
[#45551] Power-save mode not supported for ATtiny167
[no-id] TC_EVACT_FRQ_gc was misspelled as TC_EVACT_FRW_gc in some Xmega
header files
+ [no-id] LOCKBITS renamed to LOCK_BITS in Xmega header files as LOCKBITS
+ clashes with definition in lock.h. Added missed defines to
ADC_CH_MUXPOS_enum.
+ Corrected pinmux values in ADC_CH_MUXNEG_enum.
* New devices supported:
Modified: trunk/avr-libc/include/avr/iox128a1.h
===================================================================
--- trunk/avr-libc/include/avr/iox128a1.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox128a1.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -861,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox128a3.h
===================================================================
--- trunk/avr-libc/include/avr/iox128a3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox128a3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -861,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox128d3.h
===================================================================
--- trunk/avr-libc/include/avr/iox128d3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox128d3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -254,7 +254,6 @@
#define SLEEP_MODE_STANDBY (0x06<<1)
#define SLEEP_MODE_EXT_STANDBY (0x07<<1)
-
/*
--------------------------------------------------------------------------
OSC - Oscillator
@@ -654,7 +653,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox16a4.h
===================================================================
--- trunk/avr-libc/include/avr/iox16a4.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox16a4.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -861,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
@@ -1262,14 +1262,18 @@
/* Positive input multiplexer selection */
typedef enum ADC_CH_MUXPOS_enum
{
- ADC_CH_MUXPOS_PIN0_gc = (0x00<<3), /* Input pin 0 */
- ADC_CH_MUXPOS_PIN1_gc = (0x01<<3), /* Input pin 1 */
- ADC_CH_MUXPOS_PIN2_gc = (0x02<<3), /* Input pin 2 */
- ADC_CH_MUXPOS_PIN3_gc = (0x03<<3), /* Input pin 3 */
- ADC_CH_MUXPOS_PIN4_gc = (0x04<<3), /* Input pin 4 */
- ADC_CH_MUXPOS_PIN5_gc = (0x05<<3), /* Input pin 5 */
- ADC_CH_MUXPOS_PIN6_gc = (0x06<<3), /* Input pin 6 */
- ADC_CH_MUXPOS_PIN7_gc = (0x07<<3), /* Input pin 7 */
+ ADC_CH_MUXPOS_PIN0_gc = (0x00<<3), /* Input pin 0 */
+ ADC_CH_MUXPOS_PIN1_gc = (0x01<<3), /* Input pin 1 */
+ ADC_CH_MUXPOS_PIN2_gc = (0x02<<3), /* Input pin 2 */
+ ADC_CH_MUXPOS_PIN3_gc = (0x03<<3), /* Input pin 3 */
+ ADC_CH_MUXPOS_PIN4_gc = (0x04<<3), /* Input pin 4 */
+ ADC_CH_MUXPOS_PIN5_gc = (0x05<<3), /* Input pin 5 */
+ ADC_CH_MUXPOS_PIN6_gc = (0x06<<3), /* Input pin 6 */
+ ADC_CH_MUXPOS_PIN7_gc = (0x07<<3), /* Input pin 7 */
+ ADC_CH_MUXPOS_PIN8_gc = (0x08<<3), /* Input pin 8 */
+ ADC_CH_MUXPOS_PIN9_gc = (0x09<<3), /* Input pin 9 */
+ ADC_CH_MUXPOS_PIN10_gc = (0x10<<3), /* Input pin 10 */
+ ADC_CH_MUXPOS_PIN11_gc = (0x11<<3), /* Input pin 11 */
} ADC_CH_MUXPOS_t;
/* Internal input multiplexer selections */
Modified: trunk/avr-libc/include/avr/iox16d4.h
===================================================================
--- trunk/avr-libc/include/avr/iox16d4.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox16d4.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -265,7 +265,6 @@
SLEEP_SMODE_ESTDBY_gc = (0x07<<1), /* Extended Standby Mode */
} SLEEP_SMODE_t;
-
#define SLEEP_MODE_IDLE (0x00<<1)
#define SLEEP_MODE_PWR_DOWN (0x02<<1)
#define SLEEP_MODE_PWR_SAVE (0x03<<1)
@@ -668,7 +667,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
@@ -1077,6 +1076,10 @@
ADC_CH_MUXPOS_PIN5_gc = (0x05<<3), /* Input pin 5 */
ADC_CH_MUXPOS_PIN6_gc = (0x06<<3), /* Input pin 6 */
ADC_CH_MUXPOS_PIN7_gc = (0x07<<3), /* Input pin 7 */
+ ADC_CH_MUXPOS_PIN8_gc = (0x08<<3), /* Input pin 8 */
+ ADC_CH_MUXPOS_PIN9_gc = (0x09<<3), /* Input pin 9 */
+ ADC_CH_MUXPOS_PIN10_gc = (0x10<<3), /* Input pin 10 */
+ ADC_CH_MUXPOS_PIN11_gc = (0x11<<3), /* Input pin 11 */
} ADC_CH_MUXPOS_t;
/* Internal input multiplexer selections */
@@ -1091,14 +1094,14 @@
/* Negative input multiplexer selection */
typedef enum ADC_CH_MUXNEG_enum
{
- ADC_CH_MUXNEG_PIN0_gc = (0x00<<0), /* Input pin 0 */
- ADC_CH_MUXNEG_PIN1_gc = (0x01<<0), /* Input pin 1 */
- ADC_CH_MUXNEG_PIN2_gc = (0x02<<0), /* Input pin 2 */
- ADC_CH_MUXNEG_PIN3_gc = (0x03<<0), /* Input pin 3 */
- ADC_CH_MUXNEG_PIN4_gc = (0x04<<0), /* Input pin 4 */
- ADC_CH_MUXNEG_PIN5_gc = (0x05<<0), /* Input pin 5 */
- ADC_CH_MUXNEG_PIN6_gc = (0x06<<0), /* Input pin 6 */
- ADC_CH_MUXNEG_PIN7_gc = (0x07<<0), /* Input pin 7 */
+ ADC_CH_MUXNEG_PIN0_gc = (0x00<<0), /* Input pin 0, INPUTMODE[1:0] = 10 */
+ ADC_CH_MUXNEG_PIN1_gc = (0x01<<0), /* Input pin 1, INPUTMODE[1:0] = 10 */
+ ADC_CH_MUXNEG_PIN2_gc = (0x02<<0), /* Input pin 2, INPUTMODE[1:0] = 10 */
+ ADC_CH_MUXNEG_PIN3_gc = (0x03<<0), /* Input pin 3, INPUTMODE[1:0] = 10 */
+ ADC_CH_MUXNEG_PIN4_gc = (0x00<<0), /* Input pin 4, INPUTMODE[1:0] = 11 */
+ ADC_CH_MUXNEG_PIN5_gc = (0x01<<0), /* Input pin 5, INPUTMODE[1:0] = 11 */
+ ADC_CH_MUXNEG_PIN6_gc = (0x02<<0), /* Input pin 6, INPUTMODE[1:0] = 11 */
+ ADC_CH_MUXNEG_PIN7_gc = (0x03<<0), /* Input pin 7, INPUTMODE[1:0] = 11 */
} ADC_CH_MUXNEG_t;
/* Input mode */
Modified: trunk/avr-libc/include/avr/iox192a3.h
===================================================================
--- trunk/avr-libc/include/avr/iox192a3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox192a3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -861,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox192d3.h
===================================================================
--- trunk/avr-libc/include/avr/iox192d3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox192d3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -654,7 +654,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
@@ -895,7 +895,6 @@
BODLVL_3V2_gc = (0x01<<0), /* 3.2 V */
} BODLVL_t;
-
/*
--------------------------------------------------------------------------
AC - Analog Comparator
Modified: trunk/avr-libc/include/avr/iox256a3.h
===================================================================
--- trunk/avr-libc/include/avr/iox256a3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox256a3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -861,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox256a3b.h
===================================================================
--- trunk/avr-libc/include/avr/iox256a3b.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox256a3b.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -273,7 +273,6 @@
#define SLEEP_MODE_STANDBY (0x06<<1)
#define SLEEP_MODE_EXT_STANDBY (0x07<<1)
-
/*
--------------------------------------------------------------------------
OSC - Oscillator
@@ -862,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox256d3.h
===================================================================
--- trunk/avr-libc/include/avr/iox256d3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox256d3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -649,7 +649,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox32a4.h
===================================================================
--- trunk/avr-libc/include/avr/iox32a4.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox32a4.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -272,7 +272,6 @@
#define SLEEP_MODE_STANDBY (0x06<<1)
#define SLEEP_MODE_EXT_STANDBY (0x07<<1)
-
/*
--------------------------------------------------------------------------
OSC - Oscillator
@@ -861,7 +860,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
@@ -1262,14 +1261,18 @@
/* Positive input multiplexer selection */
typedef enum ADC_CH_MUXPOS_enum
{
- ADC_CH_MUXPOS_PIN0_gc = (0x00<<3), /* Input pin 0 */
- ADC_CH_MUXPOS_PIN1_gc = (0x01<<3), /* Input pin 1 */
- ADC_CH_MUXPOS_PIN2_gc = (0x02<<3), /* Input pin 2 */
- ADC_CH_MUXPOS_PIN3_gc = (0x03<<3), /* Input pin 3 */
- ADC_CH_MUXPOS_PIN4_gc = (0x04<<3), /* Input pin 4 */
- ADC_CH_MUXPOS_PIN5_gc = (0x05<<3), /* Input pin 5 */
- ADC_CH_MUXPOS_PIN6_gc = (0x06<<3), /* Input pin 6 */
- ADC_CH_MUXPOS_PIN7_gc = (0x07<<3), /* Input pin 7 */
+ ADC_CH_MUXPOS_PIN0_gc = (0x00<<3), /* Input pin 0 */
+ ADC_CH_MUXPOS_PIN1_gc = (0x01<<3), /* Input pin 1 */
+ ADC_CH_MUXPOS_PIN2_gc = (0x02<<3), /* Input pin 2 */
+ ADC_CH_MUXPOS_PIN3_gc = (0x03<<3), /* Input pin 3 */
+ ADC_CH_MUXPOS_PIN4_gc = (0x04<<3), /* Input pin 4 */
+ ADC_CH_MUXPOS_PIN5_gc = (0x05<<3), /* Input pin 5 */
+ ADC_CH_MUXPOS_PIN6_gc = (0x06<<3), /* Input pin 6 */
+ ADC_CH_MUXPOS_PIN7_gc = (0x07<<3), /* Input pin 7 */
+ ADC_CH_MUXPOS_PIN8_gc = (0x08<<3), /* Input pin 8 */
+ ADC_CH_MUXPOS_PIN9_gc = (0x09<<3), /* Input pin 9 */
+ ADC_CH_MUXPOS_PIN10_gc = (0x10<<3), /* Input pin 10 */
+ ADC_CH_MUXPOS_PIN11_gc = (0x11<<3), /* Input pin 11 */
} ADC_CH_MUXPOS_t;
/* Internal input multiplexer selections */
Modified: trunk/avr-libc/include/avr/iox32d4.h
===================================================================
--- trunk/avr-libc/include/avr/iox32d4.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox32d4.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -651,7 +651,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
@@ -892,7 +892,6 @@
BODLVL_3V2_gc = (0x01<<0), /* 2.9 V */
} BODLVL_t;
-
/*
--------------------------------------------------------------------------
AC - Analog Comparator
@@ -1052,14 +1051,18 @@
/* Positive input multiplexer selection */
typedef enum ADC_CH_MUXPOS_enum
{
- ADC_CH_MUXPOS_PIN0_gc = (0x00<<3), /* Input pin 0 */
- ADC_CH_MUXPOS_PIN1_gc = (0x01<<3), /* Input pin 1 */
- ADC_CH_MUXPOS_PIN2_gc = (0x02<<3), /* Input pin 2 */
- ADC_CH_MUXPOS_PIN3_gc = (0x03<<3), /* Input pin 3 */
- ADC_CH_MUXPOS_PIN4_gc = (0x04<<3), /* Input pin 4 */
- ADC_CH_MUXPOS_PIN5_gc = (0x05<<3), /* Input pin 5 */
- ADC_CH_MUXPOS_PIN6_gc = (0x06<<3), /* Input pin 6 */
- ADC_CH_MUXPOS_PIN7_gc = (0x07<<3), /* Input pin 7 */
+ ADC_CH_MUXPOS_PIN0_gc = (0x00<<3), /* Input pin 0 */
+ ADC_CH_MUXPOS_PIN1_gc = (0x01<<3), /* Input pin 1 */
+ ADC_CH_MUXPOS_PIN2_gc = (0x02<<3), /* Input pin 2 */
+ ADC_CH_MUXPOS_PIN3_gc = (0x03<<3), /* Input pin 3 */
+ ADC_CH_MUXPOS_PIN4_gc = (0x04<<3), /* Input pin 4 */
+ ADC_CH_MUXPOS_PIN5_gc = (0x05<<3), /* Input pin 5 */
+ ADC_CH_MUXPOS_PIN6_gc = (0x06<<3), /* Input pin 6 */
+ ADC_CH_MUXPOS_PIN7_gc = (0x07<<3), /* Input pin 7 */
+ ADC_CH_MUXPOS_PIN8_gc = (0x08<<3), /* Input pin 8 */
+ ADC_CH_MUXPOS_PIN9_gc = (0x09<<3), /* Input pin 9 */
+ ADC_CH_MUXPOS_PIN10_gc = (0x10<<3), /* Input pin 10 */
+ ADC_CH_MUXPOS_PIN11_gc = (0x11<<3), /* Input pin 11 */
} ADC_CH_MUXPOS_t;
/* Internal input multiplexer selections */
Modified: trunk/avr-libc/include/avr/iox64a1.h
===================================================================
--- trunk/avr-libc/include/avr/iox64a1.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox64a1.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -861,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox64a3.h
===================================================================
--- trunk/avr-libc/include/avr/iox64a3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox64a3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -861,7 +861,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
Modified: trunk/avr-libc/include/avr/iox64d3.h
===================================================================
--- trunk/avr-libc/include/avr/iox64d3.h 2015-07-29 14:05:19 UTC (rev
2481)
+++ trunk/avr-libc/include/avr/iox64d3.h 2015-08-06 08:54:17 UTC (rev
2482)
@@ -654,7 +654,7 @@
register8_t INTCTRL; /* Interrupt Control */
register8_t reserved_0x0E;
register8_t STATUS; /* Status */
- register8_t LOCKBITS; /* Lock Bits */
+ register8_t LOCK_BITS; /* Lock Bits */
} NVM_t;
/*
| [Prev in Thread] |
Current Thread |
[Next in Thread] |
- [avr-libc-commit] [2482] Updates to Xmega headers: LOCKBITS renamed to LOCK_BITS.,
Pitchumani <=