[Bug binutils/23655] Wrong disassembler output for EVEX.W instructions in 32-bit

[cvs-commit at gcc dot gnu.org]

https://sourceware.org/bugzilla/show_bug.cgi?id=23655

--- Comment #1 from cvs-commit at gcc dot gnu.org <cvs-commit at gcc dot 
gnu.org> ---
The master branch has been updated by H.J. Lu <address@hidden>:

https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=d20dee9efad3c23c9098f03ac785037572258483

commit d20dee9efad3c23c9098f03ac785037572258483
Author: H.J. Lu <address@hidden>
Date:   Fri Sep 14 10:49:43 2018 -0700

    x86: Properly decode EVEX.W in vcvt[u]si2s[sd] in 32-bit mode

    Update x86 disassembler to ignore the EVEX.W bit in EVEX vcvt[u]si2s[sd]
    instructions in 32-bit mode.

    gas/

        PR binutils/23655
        * testsuite/gas/i386/evex.d: New file.
        * testsuite/gas/i386/evex.s: Likewise.
        * testsuite/gas/i386/i386.exp: Run evex.

    opcodes/

        PR binutils/23655
        * i386-dis-evex.h (evex_table): Replace Eq with Edqa for
        vcvtsi2ss%LQ, vcvtsi2sd%LQ, vcvtusi2ss%LQ and vcvtusi2sd%LQ.
        * i386-dis.c (Edqa): New.
        (dqa_mode): Likewise.
        (intel_operand_size): Handle dqa_mode as m_mode.
        (OP_E_register): Handle dqa_mode as dq_mode.
        (OP_E_memory): Set shift for dqa_mode based on address_mode.

-- 
You are receiving this mail because:
You are on the CC list for the bug.