[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v6 44/82] target/arm: Implement SVE2 scatter store insns
From: |
Richard Henderson |
Subject: |
[PATCH v6 44/82] target/arm: Implement SVE2 scatter store insns |
Date: |
Fri, 30 Apr 2021 13:25:32 -0700 |
From: Stephen Long <steplong@quicinc.com>
Add decoding logic for SVE2 64-bit/32-bit scatter non-temporal
store insns.
64-bit
* STNT1B (vector plus scalar)
* STNT1H (vector plus scalar)
* STNT1W (vector plus scalar)
* STNT1D (vector plus scalar)
32-bit
* STNT1B (vector plus scalar)
* STNT1H (vector plus scalar)
* STNT1W (vector plus scalar)
Signed-off-by: Stephen Long <steplong@quicinc.com>
Message-Id: <20200422141553.8037-1-steplong@quicinc.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/sve.decode | 10 ++++++++++
target/arm/translate-sve.c | 8 ++++++++
2 files changed, 18 insertions(+)
diff --git a/target/arm/sve.decode b/target/arm/sve.decode
index 7645587469..5cfe6df0d2 100644
--- a/target/arm/sve.decode
+++ b/target/arm/sve.decode
@@ -1388,3 +1388,13 @@ UMLSLT_zzzw 01000100 .. 0 ..... 010 111 ..... .....
@rda_rn_rm
CMLA_zzzz 01000100 esz:2 0 rm:5 0010 rot:2 rn:5 rd:5 ra=%reg_movprfx
SQRDCMLAH_zzzz 01000100 esz:2 0 rm:5 0011 rot:2 rn:5 rd:5 ra=%reg_movprfx
+
+### SVE2 Memory Store Group
+
+# SVE2 64-bit scatter non-temporal store (vector plus scalar)
+STNT1_zprz 1110010 .. 00 ..... 001 ... ..... ..... \
+ @rprr_scatter_store xs=2 esz=3 scale=0
+
+# SVE2 32-bit scatter non-temporal store (vector plus scalar)
+STNT1_zprz 1110010 .. 10 ..... 001 ... ..... ..... \
+ @rprr_scatter_store xs=0 esz=2 scale=0
diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c
index eea8b6f1d0..0356b6a124 100644
--- a/target/arm/translate-sve.c
+++ b/target/arm/translate-sve.c
@@ -6167,6 +6167,14 @@ static bool trans_ST1_zpiz(DisasContext *s, arg_ST1_zpiz
*a)
return true;
}
+static bool trans_STNT1_zprz(DisasContext *s, arg_ST1_zprz *a)
+{
+ if (!dc_isar_feature(aa64_sve2, s)) {
+ return false;
+ }
+ return trans_ST1_zprz(s, a);
+}
+
/*
* Prefetches
*/
--
2.25.1
- [PATCH v6 60/82] target/arm: Implement SVE mixed sign dot product, (continued)
- [PATCH v6 60/82] target/arm: Implement SVE mixed sign dot product, Richard Henderson, 2021/04/30
- [PATCH v6 50/82] target/arm: Split out formats for 2 vectors + 1 index, Richard Henderson, 2021/04/30
- [PATCH v6 57/82] target/arm: Implement SVE2 signed saturating doubling multiply high, Richard Henderson, 2021/04/30
- [PATCH v6 54/82] target/arm: Implement SVE2 saturating multiply-add high (indexed), Richard Henderson, 2021/04/30
- [PATCH v6 45/82] target/arm: Implement SVE2 gather load insns, Richard Henderson, 2021/04/30
- [PATCH v6 51/82] target/arm: Split out formats for 3 vectors + 1 index, Richard Henderson, 2021/04/30
- [PATCH v6 53/82] target/arm: Implement SVE2 integer multiply-add (indexed), Richard Henderson, 2021/04/30
- [PATCH v6 52/82] target/arm: Implement SVE2 integer multiply (indexed), Richard Henderson, 2021/04/30
- [PATCH v6 58/82] target/arm: Implement SVE2 saturating multiply high (indexed), Richard Henderson, 2021/04/30
- [PATCH v6 72/82] target/arm: Implement SVE2 bitwise shift immediate, Richard Henderson, 2021/04/30
- [PATCH v6 44/82] target/arm: Implement SVE2 scatter store insns,
Richard Henderson <=
- [PATCH v6 61/82] target/arm: Implement SVE2 crypto unary operations, Richard Henderson, 2021/04/30
- [PATCH v6 76/82] target/arm: Remove unused fpst from VDOT_scalar, Richard Henderson, 2021/04/30
- [PATCH v6 64/82] target/arm: Implement SVE2 TBL, TBX, Richard Henderson, 2021/04/30
- [PATCH v6 63/82] target/arm: Implement SVE2 crypto constructive binary operations, Richard Henderson, 2021/04/30
- [PATCH v6 74/82] target/arm: Implement aarch64 SUDOT, USDOT, Richard Henderson, 2021/04/30
- [PATCH v6 65/82] target/arm: Implement SVE2 FCVTNT, Richard Henderson, 2021/04/30
- [PATCH v6 71/82] target/arm: Implement 128-bit ZIP, UZP, TRN, Richard Henderson, 2021/04/30
- [PATCH v6 49/82] target/arm: Pass separate addend to FCMLA helpers, Richard Henderson, 2021/04/30
- [PATCH v6 67/82] target/arm: Implement SVE2 FCVTXNT, FCVTX, Richard Henderson, 2021/04/30
- [PATCH v6 73/82] target/arm: Implement SVE2 fp multiply-add long, Richard Henderson, 2021/04/30