[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PULL 00/18] aspeed queue
From: |
Peter Maydell |
Subject: |
Re: [PULL 00/18] aspeed queue |
Date: |
Fri, 30 Apr 2021 23:17:32 +0100 |
On Fri, 30 Apr 2021 at 17:33, Cédric Le Goater <clg@kaod.org> wrote:
>
> The following changes since commit 609d7596524ab204ccd71ef42c9eee4c7c338ea4:
>
> Update version for v6.0.0 release (2021-04-29 18:05:29 +0100)
>
> are available in the Git repository at:
>
> https://github.com/legoater/qemu/ tags/pull-aspeed-20210430
>
> for you to fetch changes up to 1401dcd8aac9039797b995bfab078877a820c9c5:
>
> aspeed: Add support for the quanta-q7l1-bmc board (2021-04-30 10:30:42
> +0200)
>
> ----------------------------------------------------------------
> Aspeed patches :
>
> * Fixes for the DMA space
> * New model for ASPEED's Hash and Crypto Engine (Joel and Klaus)
> * Acceptance tests (Joel)
> * A fix for the XDMA model
> * Some extra features for the SMC controller.
> * Two new boards : rainier-bmc and quanta-q7l1-bmc (Patrick)
>
Fails to build, OSX:
../../hw/misc/aspeed_hace.c:128:49: error: incompatible pointer types
passing 'size_t *' (aka 'unsigned long *') to parameter of type
'hwaddr *' (aka 'unsigned long long *')
[-Werror,-Wincompatible-pointer-types]
&iov[i].iov_len, false,
^~~~~~~~~~~~~~~
/Users/pm215/src/qemu-for-merges/include/exec/memory.h:2439:33: note:
passing argument to parameter 'plen' here
hwaddr *plen, bool is_write, MemTxAttrs attrs);
^
1 error generated.
(OpenBSD reports the same, but there it is only a warning.)
Same thing is also a build failure on 32-bit hosts (where the types
are genuinely different sizes):
../../hw/misc/aspeed_hace.c: In function 'do_hash_operation':
../../hw/misc/aspeed_hace.c:128:49: error: passing argument 3 of
'address_space_map' from incompatible pointer type
[-Werror=incompatible-pointer-types]
&iov[i].iov_len, false,
^
In file included from /home/peter.maydell/qemu/include/hw/sysbus.h:7:0,
from /home/peter.maydell/qemu/include/hw/misc/aspeed_hace.h:12,
from ../../hw/misc/aspeed_hace.c:14:
/home/peter.maydell/qemu/include/exec/memory.h:2438:7: note: expected
'hwaddr * {aka long long unsigned int *}' but argument is of type
'size_t * {aka unsigned int *}'
void *address_space_map(AddressSpace *as, hwaddr addr,
^~~~~~~~~~~~~~~~~
thanks
-- PMM
- [PULL 09/18] tests/acceptance: Test ast2400 and ast2500 machines, (continued)
- [PULL 09/18] tests/acceptance: Test ast2400 and ast2500 machines, Cédric Le Goater, 2021/04/30
- [PULL 04/18] aspeed/i2c: Rename DMA address space, Cédric Le Goater, 2021/04/30
- [PULL 05/18] hw/arm/aspeed: Do not sysbus-map mmio flash region directly, use alias, Cédric Le Goater, 2021/04/30
- [PULL 08/18] tests/qtest: Add test for Aspeed HACE, Cédric Le Goater, 2021/04/30
- [PULL 03/18] aspeed/i2c: Fix DMA address mask, Cédric Le Goater, 2021/04/30
- [PULL 06/18] hw: Model ASPEED's Hash and Crypto Engine, Cédric Le Goater, 2021/04/30
- [PULL 07/18] aspeed: Integrate HACE, Cédric Le Goater, 2021/04/30
- [PULL 01/18] aspeed/smc: Use the RAM memory region for DMAs, Cédric Le Goater, 2021/04/30
- [PULL 02/18] aspeed/smc: Remove unused "sdram-base" property, Cédric Le Goater, 2021/04/30
- Re: [PULL 00/18] aspeed queue, Cédric Le Goater, 2021/04/30
- Re: [PULL 00/18] aspeed queue,
Peter Maydell <=