[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC Patch 2/5] hw/display: Allwinner basic MALI GPU emulation
|
From: |
Strahinja Jankovic |
|
Subject: |
[RFC Patch 2/5] hw/display: Allwinner basic MALI GPU emulation |
|
Date: |
Tue, 5 Sep 2023 22:14:22 +0200 |
This patch adds minimal MALI GPU emulation needed so emulated system
thinks GPU is working.
Signed-off-by: Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
---
hw/arm/allwinner-a10.c | 7 +
hw/display/allwinner-gpu.c | 212 +++++++++++++++++++++++++++++
hw/display/meson.build | 3 +-
hw/display/trace-events | 4 +
include/hw/arm/allwinner-a10.h | 2 +
include/hw/display/allwinner-gpu.h | 64 +++++++++
6 files changed, 291 insertions(+), 1 deletion(-)
create mode 100644 hw/display/allwinner-gpu.c
create mode 100644 include/hw/display/allwinner-gpu.h
diff --git a/hw/arm/allwinner-a10.c b/hw/arm/allwinner-a10.c
index 2351d1a69b..75cd879d24 100644
--- a/hw/arm/allwinner-a10.c
+++ b/hw/arm/allwinner-a10.c
@@ -42,6 +42,7 @@
#define AW_A10_RTC_BASE 0x01c20d00
#define AW_A10_I2C0_BASE 0x01c2ac00
#define AW_A10_HDMI_BASE 0x01c16000
+#define AW_A10_GPU_BASE 0x01c40000
void allwinner_a10_bootrom_setup(AwA10State *s, BlockBackend *blk)
{
@@ -98,6 +99,8 @@ static void aw_a10_init(Object *obj)
object_initialize_child(obj, "wdt", &s->wdt, TYPE_AW_WDT_SUN4I);
object_initialize_child(obj, "hdmi", &s->hdmi, TYPE_AW_A10_HDMI);
+
+ object_initialize_child(obj, "mali400", &s->gpu, TYPE_AW_GPU);
}
static void aw_a10_realize(DeviceState *dev, Error **errp)
@@ -217,6 +220,10 @@ static void aw_a10_realize(DeviceState *dev, Error **errp)
/* HDMI */
sysbus_realize(SYS_BUS_DEVICE(&s->hdmi), &error_fatal);
sysbus_mmio_map(SYS_BUS_DEVICE(&s->hdmi), 0, AW_A10_HDMI_BASE);
+
+ /* MALI GPU */
+ sysbus_realize(SYS_BUS_DEVICE(&s->gpu), &error_fatal);
+ sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpu), 0, AW_A10_GPU_BASE);
}
static void aw_a10_class_init(ObjectClass *oc, void *data)
diff --git a/hw/display/allwinner-gpu.c b/hw/display/allwinner-gpu.c
new file mode 100644
index 0000000000..735976d206
--- /dev/null
+++ b/hw/display/allwinner-gpu.c
@@ -0,0 +1,212 @@
+/*
+ * Allwinner GPU Module emulation
+ *
+ * Copyright (C) 2023 Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
+ *
+ * This program is free software: you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation, either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "qemu/osdep.h"
+#include "qemu/units.h"
+#include "hw/sysbus.h"
+#include "migration/vmstate.h"
+#include "qemu/log.h"
+#include "qemu/module.h"
+#include "hw/display/allwinner-gpu.h"
+#include "trace.h"
+
+/* GPU register offsets - only the important ones. */
+enum {
+ REG_MALI_GP_CMD = 0x0020,
+ REG_MALI_GP_INT_RAWSTAT = 0x0024,
+ REG_MALI_GP_VERSION = 0x006C,
+ REG_MALI_GP_MMU_DTE = 0x3000,
+ REG_MALI_GP_MMU_STATUS = 0x3004,
+ REG_MALI_GP_MMU_COMMAND = 0x3008,
+ REG_MALI_PP0_MMU_DTE = 0x4000,
+ REG_MALI_PP0_MMU_STATUS = 0x4004,
+ REG_MALI_PP0_MMU_COMMAND = 0x4008,
+ REG_MALI_PP0_VERSION = 0x9000,
+ REG_MALI_PP0_CTRL = 0x900C,
+ REG_MALI_PP0_INT_RAWSTAT = 0x9020,
+};
+
+#define REG_INDEX(offset) (offset / sizeof(uint32_t))
+
+#define MALI_GP_VERSION_READ_VAL (0x0B07u << 16)
+#define MALI_PP0_VERSION_READ_VAL (0xCD07u << 16)
+#define MALI_MMU_DTE_MASK (0x0FFF)
+
+/* MALI_GP_CMD register fields */
+#define MALI_GP_CMD_SOFT_RESET (1 << 10)
+
+/* MALI_GP_INT_RAWSTAT register fields */
+#define MALI_GP_INT_RAWSTAT_RESET_COMPLETED (1 << 19)
+
+/* MALI_MMU_COMMAND values */
+enum {
+ MALI_MMU_COMMAND_ENABLE_PAGING = 0,
+ MALI_MMU_COMMAND_HARD_RESET = 6,
+};
+
+/* MALI_MMU_STATUS register fields */
+#define MALI_MMU_STATUS_PAGING_ENABLED (1 << 0)
+
+/* MALI_PP_CTRL register fields */
+#define MALI_PP_CTRL_SOFT_RESET (1 << 7)
+
+/* MALI_PP_INT_RAWSTAT register fields */
+#define MALI_PP_INT_RAWSTAT_RESET_COMPLETED (1 << 12)
+
+static uint64_t allwinner_gpu_read(void *opaque, hwaddr offset,
+ unsigned size)
+{
+ const AwGpuState *s = AW_GPU(opaque);
+ const uint32_t idx = REG_INDEX(offset);
+ uint32_t val = s->regs[idx];
+
+ switch (offset) {
+ case REG_MALI_GP_VERSION:
+ val = MALI_GP_VERSION_READ_VAL;
+ break;
+ case REG_MALI_GP_MMU_DTE:
+ case REG_MALI_PP0_MMU_DTE:
+ val &= ~MALI_MMU_DTE_MASK;
+ break;
+ case REG_MALI_PP0_VERSION:
+ val = MALI_PP0_VERSION_READ_VAL;
+ break;
+ case 0xF0B8 ... AW_GPU_IOSIZE:
+ qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n",
+ __func__, (uint32_t)offset);
+ return 0;
+ default:
+ break;
+ }
+
+ trace_allwinner_gpu_read(offset, val);
+
+ return val;
+}
+
+static void allwinner_gpu_write(void *opaque, hwaddr offset,
+ uint64_t val, unsigned size)
+{
+ AwGpuState *s = AW_GPU(opaque);
+ const uint32_t idx = REG_INDEX(offset);
+
+ trace_allwinner_gpu_write(offset, (uint32_t)val);
+
+ switch (offset) {
+ case REG_MALI_GP_CMD:
+ if (val == MALI_GP_CMD_SOFT_RESET) {
+ s->regs[REG_INDEX(REG_MALI_GP_INT_RAWSTAT)] |=
+ MALI_GP_INT_RAWSTAT_RESET_COMPLETED;
+ }
+ break;
+ case REG_MALI_GP_MMU_COMMAND:
+ if (val == MALI_MMU_COMMAND_ENABLE_PAGING) {
+ s->regs[REG_INDEX(REG_MALI_GP_MMU_STATUS)] |=
+ MALI_MMU_STATUS_PAGING_ENABLED;
+ } else if (val == MALI_MMU_COMMAND_HARD_RESET) {
+ s->regs[REG_INDEX(REG_MALI_GP_MMU_DTE)] = 0;
+ }
+ break;
+ case REG_MALI_PP0_MMU_COMMAND:
+ if (val == MALI_MMU_COMMAND_ENABLE_PAGING) {
+ s->regs[REG_INDEX(REG_MALI_PP0_MMU_STATUS)] |=
+ MALI_MMU_STATUS_PAGING_ENABLED;
+ } else if (val == MALI_MMU_COMMAND_HARD_RESET) {
+ s->regs[REG_INDEX(REG_MALI_PP0_MMU_DTE)] = 0;
+ }
+ break;
+ case REG_MALI_PP0_CTRL:
+ if (val == MALI_PP_CTRL_SOFT_RESET) {
+ s->regs[REG_INDEX(REG_MALI_PP0_INT_RAWSTAT)] =
+ MALI_PP_INT_RAWSTAT_RESET_COMPLETED;
+ }
+ break;
+ case 0xF0B8 ... AW_GPU_IOSIZE:
+ qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n",
+ __func__, (uint32_t)offset);
+ break;
+ default:
+ break;
+ }
+
+ s->regs[idx] = (uint32_t) val;
+}
+
+static const MemoryRegionOps allwinner_gpu_ops = {
+ .read = allwinner_gpu_read,
+ .write = allwinner_gpu_write,
+ .endianness = DEVICE_NATIVE_ENDIAN,
+ .valid = {
+ .min_access_size = 4,
+ .max_access_size = 4,
+ },
+ .impl.min_access_size = 4,
+};
+
+static void allwinner_gpu_reset_enter(Object *obj, ResetType type)
+{
+ AwGpuState *s = AW_GPU(obj);
+
+ memset(&s->regs[0], 0, AW_GPU_IOSIZE);
+}
+
+static void allwinner_gpu_init(Object *obj)
+{
+ SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
+ AwGpuState *s = AW_GPU(obj);
+
+ /* Memory mapping */
+ memory_region_init_io(&s->iomem, OBJECT(s), &allwinner_gpu_ops, s,
+ TYPE_AW_GPU, AW_GPU_IOSIZE);
+ sysbus_init_mmio(sbd, &s->iomem);
+}
+
+static const VMStateDescription allwinner_gpu_vmstate = {
+ .name = "allwinner-gpu",
+ .version_id = 1,
+ .minimum_version_id = 1,
+ .fields = (VMStateField[]) {
+ VMSTATE_UINT32_ARRAY(regs, AwGpuState, AW_GPU_REGS_NUM),
+ VMSTATE_END_OF_LIST()
+ }
+};
+
+static void allwinner_gpu_class_init(ObjectClass *klass, void *data)
+{
+ DeviceClass *dc = DEVICE_CLASS(klass);
+ ResettableClass *rc = RESETTABLE_CLASS(klass);
+
+ rc->phases.enter = allwinner_gpu_reset_enter;
+ dc->vmsd = &allwinner_gpu_vmstate;
+}
+
+static const TypeInfo allwinner_gpu_info = {
+ .name = TYPE_AW_GPU,
+ .parent = TYPE_SYS_BUS_DEVICE,
+ .instance_init = allwinner_gpu_init,
+ .instance_size = sizeof(AwGpuState),
+ .class_init = allwinner_gpu_class_init,
+};
+
+static void allwinner_gpu_register(void)
+{
+ type_register_static(&allwinner_gpu_info);
+}
+
+type_init(allwinner_gpu_register)
diff --git a/hw/display/meson.build b/hw/display/meson.build
index 0a36c3ed85..a5eb01fe2b 100644
--- a/hw/display/meson.build
+++ b/hw/display/meson.build
@@ -38,7 +38,8 @@ system_ss.add(when: 'CONFIG_NEXTCUBE', if_true:
files('next-fb.c'))
system_ss.add(when: 'CONFIG_VGA', if_true: files('vga.c'))
-system_ss.add(when: 'CONFIG_ALLWINNER_A10', if_true:
files('allwinner-a10-hdmi.c')
+system_ss.add(when: 'CONFIG_ALLWINNER_A10', if_true:
files('allwinner-a10-hdmi.c',
+ 'allwinner-gpu.c'))
if (config_all_devices.has_key('CONFIG_VGA_CIRRUS') or
config_all_devices.has_key('CONFIG_VGA_PCI') or
diff --git a/hw/display/trace-events b/hw/display/trace-events
index 8d0d33ce4d..d1c0f05e52 100644
--- a/hw/display/trace-events
+++ b/hw/display/trace-events
@@ -181,3 +181,7 @@ macfb_update_mode(uint32_t width, uint32_t height, uint8_t
depth) "setting mode
# allwinner-a10-hdmi.c
allwinner_a10_hdmi_read(uint64_t offset, uint64_t data) "Read: offset 0x%"
PRIx64 " data 0x%" PRIx64
allwinner_a10_hdmi_write(uint64_t offset, uint64_t data) "Write: offset 0x%"
PRIx64 " data 0x%" PRIx64
+
+# allwinner-gpu.c
+allwinner_gpu_read(uint64_t offset, uint64_t data) "Read: offset 0x%" PRIx64 "
data 0x%" PRIx64
+allwinner_gpu_write(uint64_t offset, uint64_t data) "Write: offset 0x%" PRIx64
" data 0x%" PRIx64
diff --git a/include/hw/arm/allwinner-a10.h b/include/hw/arm/allwinner-a10.h
index db8cbeecfa..8109656421 100644
--- a/include/hw/arm/allwinner-a10.h
+++ b/include/hw/arm/allwinner-a10.h
@@ -13,6 +13,7 @@
#include "hw/misc/allwinner-a10-ccm.h"
#include "hw/misc/allwinner-a10-dramc.h"
#include "hw/display/allwinner-a10-hdmi.h"
+#include "hw/display/allwinner-gpu.h"
#include "hw/i2c/allwinner-i2c.h"
#include "hw/watchdog/allwinner-wdt.h"
#include "sysemu/block-backend.h"
@@ -44,6 +45,7 @@ struct AwA10State {
AWI2CState i2c0;
AwRtcState rtc;
AwWdtState wdt;
+ AwGpuState gpu;
AwA10HdmiState hdmi;
MemoryRegion sram_a;
EHCISysBusState ehci[AW_A10_NUM_USB];
diff --git a/include/hw/display/allwinner-gpu.h
b/include/hw/display/allwinner-gpu.h
new file mode 100644
index 0000000000..6800a58dde
--- /dev/null
+++ b/include/hw/display/allwinner-gpu.h
@@ -0,0 +1,64 @@
+/*
+ * Allwinner A10 GPU Module emulation
+ *
+ * Copyright (C) 2023 Strahinja Jankovic <strahinja.p.jankovic@gmail.com>
+ *
+ * This program is free software: you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation, either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef HW_DISPLAY_ALLWINNER_GPU_H
+#define HW_DISPLAY_ALLWINNER_GPU_H
+
+#include "qom/object.h"
+#include "hw/sysbus.h"
+
+/**
+ * @name Constants
+ * @{
+ */
+
+/** Size of register I/O address space used by GPU device */
+#define AW_GPU_IOSIZE (0x10000)
+
+/** Total number of known registers */
+#define AW_GPU_REGS_NUM (AW_GPU_IOSIZE / sizeof(uint32_t))
+
+/** @} */
+
+/**
+ * @name Object model
+ * @{
+ */
+
+#define TYPE_AW_GPU "allwinner-gpu"
+OBJECT_DECLARE_SIMPLE_TYPE(AwGpuState, AW_GPU)
+
+/** @} */
+
+/**
+ * Allwinner GPU object instance state.
+ */
+struct AwGpuState {
+ /*< private >*/
+ SysBusDevice parent_obj;
+ /*< public >*/
+
+ /** Maps I/O registers in physical memory */
+ MemoryRegion iomem;
+
+ /** Array of hardware registers */
+ uint32_t regs[AW_GPU_REGS_NUM];
+};
+
+#endif /* HW_DISPLAY_ALLWINNER_GPU_H */
--
2.34.1