qemu-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] b1829c: qxl: Add missing trace.h (fix broken


From: GitHub
Subject: [Qemu-commits] [qemu/qemu] b1829c: qxl: Add missing trace.h (fix broken build)
Date: Tue, 10 Dec 2013 16:30:07 -0800

  Branch: refs/heads/master
  Home:   https://github.com/qemu/qemu
  Commit: b1829cdebe2c5cc0b445f2959dbdb63a48118b12
      
https://github.com/qemu/qemu/commit/b1829cdebe2c5cc0b445f2959dbdb63a48118b12
  Author: Stefan Weil <address@hidden>
  Date:   2013-12-07 (Sat, 07 Dec 2013)

  Changed paths:
    M hw/display/qxl-render.c

  Log Message:
  -----------
  qxl: Add missing trace.h (fix broken build)

Commit ac86048bcd41129b18702ba63395f222871804de removed trace.h from
console.h and ignored the fact that qxl-render.c needs this file
(it includes qxl.h which includes console.h which included trace.h).

Signed-off-by: Stefan Weil <address@hidden>
Signed-off-by: Michael Tokarev <address@hidden>


  Commit: 40a814b0b1789b94c483190b3208729b5182e5bd
      
https://github.com/qemu/qemu/commit/40a814b0b1789b94c483190b3208729b5182e5bd
  Author: Hans de Goede <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M audio/audio.c

  Log Message:
  -----------
  audio: Lower default wakeup rate to 100 times / second

This is more then plenty to keep audio card fifos filles / emptied.

This drops host cpu-load for audio playback inside a linux vm from
13% to 9%.

Signed-off-by: Hans de Goede <address@hidden>
Signed-off-by: Gerd Hoffmann <address@hidden>


  Commit: 0e8ae611bda0dfb038da2d865801d8adbd692bad
      
https://github.com/qemu/qemu/commit/0e8ae611bda0dfb038da2d865801d8adbd692bad
  Author: Gerd Hoffmann <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M audio/paaudio.c

  Log Message:
  -----------
  audio: adjust pulse to 100Hz wakeup rate

Signed-off-by: Gerd Hoffmann <address@hidden>


  Commit: 7f0ba7bb4378f22b017e08947219a352d491bac4
      
https://github.com/qemu/qemu/commit/7f0ba7bb4378f22b017e08947219a352d491bac4
  Author: Paolo Bonzini <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M hw/audio/adlib.c

  Log Message:
  -----------
  adlib: fix patching of port I/O addresses

Commit 2b21fb5 (adlib: sort offsets in portio registration, 2013-08-14)
fixed the offsets in adlib_portio_list, but forgot the matching indices
in adlib_realizefn.

Reported at http://virtuallyfun.superglobalmegacorp.com/?p=3616 by
"neozeed".

Signed-off-by: Paolo Bonzini <address@hidden>
Reviewed-by: Hervé Poussineau <address@hidden>
Signed-off-by: Gerd Hoffmann <address@hidden>


  Commit: d58ce68a454e5ae9cbde0308def379e272f13b10
      
https://github.com/qemu/qemu/commit/d58ce68a454e5ae9cbde0308def379e272f13b10
  Author: Gerd Hoffmann <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M hw/audio/intel-hda.c

  Log Message:
  -----------
  intel-hda: fix position buffer

Fix position buffer updates to use the correct stream offset.

Without this patch both IN (record) and OUT (playback) streams
will update the IN buffer positions.  The linux kernel notices
and complains:
  hda-intel: Invalid position buffer, using LPIB read method instead.

The bug may also lead to glitches when recording and playing
at the same time:
  https://bugzilla.redhat.com/show_bug.cgi?id=947785

Cc: address@hidden
Signed-off-by: Gerd Hoffmann <address@hidden>


  Commit: 5ad04fb6f112cf2917909be4c22109dbb65fed18
      
https://github.com/qemu/qemu/commit/5ad04fb6f112cf2917909be4c22109dbb65fed18
  Author: Stefan Weil <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M libcacard/vscclient.c

  Log Message:
  -----------
  libcacard: Fix compilation for older versions of glib (bug #1258168)

See https://bugs.launchpad.net/bugs/1258168

libcacard/vscclient.c: In function 'do_socket_read':
libcacard/vscclient.c:410: warning: implicit declaration of function 
'g_warn_if_reached'
libcacard/vscclient.c:410: warning: nested extern declaration of 
'g_warn_if_reached'
libcacard/vscclient.c: In function 'main':
libcacard/vscclient.c:763: warning: implicit declaration of function 
'g_byte_array_unref'
libcacard/vscclient.c:763: warning: nested extern declaration of 
'g_byte_array_unref'
...
libcacard/vscclient.o: In function `do_socket_read':
libcacard/vscclient.c:410: undefined reference to `g_warn_if_reached'
libcacard/vscclient.o: In function `main':
libcacard/vscclient.c:763: undefined reference to `g_byte_array_unref'

g_warn_if_reached was added in glib 2.16, and g_byte_array_unref is
supported since glib 2.22. QEMU requires glib 2.12, so both names must
not be used.

Instead of showing a warning for code which should not be reached,
vscclient better stop running, so g_warn_if_reached is not useful for
vscclient.

In libcacard/vsclient.c, g_byte_array_unref can be replaced by
g_byte_array_free. This is not generally true, so adding a compatibility
layer in include/glib-compat.h is no option here.

Reported-by: Laurent Desnogues <address@hidden>
Reported-by: Don Slutz <address@hidden>
Signed-off-by: Stefan Weil <address@hidden>


  Commit: 58952137b0b3e1c9e3ce718ed952c1baf8832652
      
https://github.com/qemu/qemu/commit/58952137b0b3e1c9e3ce718ed952c1baf8832652
  Author: Vincenzo Maffione <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M configure
    M hmp-commands.hx
    M net/Makefile.objs
    M net/clients.h
    M net/net.c
    A net/netmap.c
    M qapi-schema.json
    M qemu-options.hx

  Log Message:
  -----------
  net: Adding netmap network backend

This patch adds support for a network backend based on netmap.
netmap is a framework for high speed packet I/O. You can use it
to build extremely fast traffic generators, monitors, software
switches or network middleboxes. Its companion software switch
VALE lets you interconnect virtual machines.
netmap and VALE are implemented as a non-intrusive kernel module,
support NICs from multiple vendors, are part of standard FreeBSD
distributions and available in source format for Linux too.

To compile QEMU with netmap support, use the following configure
options:
    ./configure [...] --enable-netmap --extra-cflags=-I/path/to/netmap/sys
where "/path/to/netmap" contains the netmap source code, available at
    http://info.iet.unipi.it/~luigi/netmap/

The same webpage contains more information about the netmap project
(together with papers and presentations).

Signed-off-by: Vincenzo Maffione <address@hidden>
Signed-off-by: Stefan Hajnoczi <address@hidden>


  Commit: aee09baf915491eabbf46f9cf55a445ec59b8269
      
https://github.com/qemu/qemu/commit/aee09baf915491eabbf46f9cf55a445ec59b8269
  Author: Vincenzo Maffione <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M MAINTAINERS

  Log Message:
  -----------
  MAINTAINERS: Add netmap maintainers

Signed-off-by: Vincenzo Maffione <address@hidden>
Signed-off-by: Stefan Hajnoczi <address@hidden>


  Commit: cae2e5562cdaf3aafa1c4ec2d5f2b19af6c886dd
      
https://github.com/qemu/qemu/commit/cae2e5562cdaf3aafa1c4ec2d5f2b19af6c886dd
  Author: Amos Kong <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M hw/net/virtio-net.c

  Log Message:
  -----------
  virtio-net: don't update mac_table in error state

mac_table was always cleaned up first in handling
VIRTIO_NET_CTRL_MAC_TABLE_SET command, and we din't recover
mac_table content in error state, it's not correct.

This patch makes all the changes in temporal variables,
only update the real mac_table if everything is ok.
We won't change mac_table in error state, so rxfilter
notification isn't needed.

This patch also fixed same problame in
 http://lists.nongnu.org/archive/html/qemu-devel/2013-11/msg01188.html
 (not merge)

I will send patch for virtio spec to clarifying this change.

Signed-off-by: Amos Kong <address@hidden>
Reviewed-by: Vlad Yasevich <address@hidden>
Acked-by: Jason Wang <address@hidden>
Signed-off-by: Stefan Hajnoczi <address@hidden>


  Commit: 02d38fcb2caa4454cf4ed728d5908c3cc9ba47be
      
https://github.com/qemu/qemu/commit/02d38fcb2caa4454cf4ed728d5908c3cc9ba47be
  Author: Vlad Yasevich <address@hidden>
  Date:   2013-12-09 (Mon, 09 Dec 2013)

  Changed paths:
    M net/net.c

  Log Message:
  -----------
  net: Update netdev peer on link change

When a link change occurs on a backend (like tap), we currently do
not propage such change to the nic.  As a result, when someone turns
off a link on a tap device, for instance, then a guest doesn't see
that change and continues to try to send traffic or run DHCP even
though the lower-layer is disconnected.  This is OK when the network
is set up as a HUB since the the guest may be connected to other HUB
ports too, but when it's set up as a netdev, it makes thinkgs worse.

The patch addresses this by setting the peers link down only when the
peer is not a HUBPORT device.  With this patch, in the following config
  -netdev tap,id=net0 -device e1000,mac=XXXXX,netdev=net0
when net0 link is turned off, the guest e1000 shows lower-layer link
down. This allows guests to boot much faster in such configurations.
With windows guest, it also allows the network to recover properly
since windows will not configure the link-local IPv4 address, and
when the link is turned on, the proper address address is configured.

Signed-off-by: Vlad Yasevich <address@hidden>
Signed-off-by: Stefan Hajnoczi <address@hidden>


  Commit: f53977f788c05e8795d22206c40eafb93a15d72b
      
https://github.com/qemu/qemu/commit/f53977f788c05e8795d22206c40eafb93a15d72b
  Author: Jan Petrous <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/arm/integratorcp.c

  Log Message:
  -----------
  integrator/cp: add support for REFCNT register

Linux kernel from version 3.4 requires CM_REFCNT register for sched timer
for Integrator/CP board (integrator_defconfig).

See http://infocenter.arm.com/help/topic/com.arm.doc.dui0138e/ch04s06s11.html

Signed-off-by: Jan Petrous <address@hidden>
Signed-off-by: Peter Maydell <address@hidden>


  Commit: d3053e6be5d90b86cbeba5eb3bba6d210014014b
      
https://github.com/qemu/qemu/commit/d3053e6be5d90b86cbeba5eb3bba6d210014014b
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/cpu/a9mpcore.c

  Log Message:
  -----------
  cpu/a9mpcore: rename timerbusdev variable

Rename this variable for consistency with the above defined mptimerdev
variable.

Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 4c25f365ab3a4f7de0a49af5d39ddc9d459e245b
      
https://github.com/qemu/qemu/commit/4c25f365ab3a4f7de0a49af5d39ddc9d459e245b
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/cpu/a9mpcore.c
    M include/hw/cpu/a9mpcore.h

  Log Message:
  -----------
  cpu/a9mpcore: reorder operations/declarations

To make it consistent for easier code reading. The order in which
variables are defined and functions are called is set to match the
address map ordering.

The new consistent order of doing stuff is:

SCU -> GIC -> MPTimer -> WDT.

0 functional change.

Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: c21c3b53e122a807ae4f5443b7f74f3850f21e37
      
https://github.com/qemu/qemu/commit/c21c3b53e122a807ae4f5443b7f74f3850f21e37
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M default-configs/arm-softmmu.mak
    M hw/timer/Makefile.objs
    A hw/timer/a9gtimer.c
    A include/hw/timer/a9gtimer.h

  Log Message:
  -----------
  hw/timer: Introduce ARM A9 Global Timer.

The ARM A9 MPCore has a timer that is global to all cores in the cluster.
The timer is shared but each core has a private independent comparator
and interrupt.

Based on version contributed by Francois LEGAL.

Signed-off-by: François LEGAL <address@hidden>
Message-id: address@hidden
[PC changes:
 * New commit message
 * Re-implemented as single timer model
 * Fixed backwards counting issue in polled mode
 * completed VMSD fields
 * macroified magic numbers (and headerified reg definitions)
 * split of as device-model-only patch
 * use bitops for 64 bit register access
 * Fixed auto increment mode to check condition properly
 * general cleanup (names/style etc).
]
Signed-off-by: Peter Crosthwaite <address@hidden>
[PMM:
 * minor typo fixes
 * added missing return after error_setg()
 * dropped setting dc->no_user = 1
]
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 57e72f2a1977448959fe4a492bc48cd2988c1f3b
      
https://github.com/qemu/qemu/commit/57e72f2a1977448959fe4a492bc48cd2988c1f3b
  Author: François LEGAL <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/cpu/a9mpcore.c
    M include/hw/cpu/a9mpcore.h

  Log Message:
  -----------
  cpu/a9mpcore: Add Global Timer

Add the global timer to A9 MPCore.

Signed-off-by: François LEGAL <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
[PC Changes:
 * new commit message
 * split off original version as a separate patch
 * Rebased against new mpcore implementation (with struct embedding)
]
Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 72b0cd35ad3e216a1db7f6a08a2ff65bb577c119
      
https://github.com/qemu/qemu/commit/72b0cd35ad3e216a1db7f6a08a2ff65bb577c119
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/cpu.h
    A target-arm/kvm-consts.h
    M target-arm/kvm.c

  Log Message:
  -----------
  target-arm: Provide mechanism for getting KVM constants even if not CONFIG_KVM

There are a number of places where it would be convenient for ARM
code to have working definitions of KVM constants even in code
which is compiled with CONFIG_KVM not set. In this situation we
can't simply include the kernel KVM headers (which might conflict
with host header definitions or not even compile on the compiler
we're using) so we have to redefine equivalent constants.
Provide a mechanism for doing this and checking that the values
match, and use it for the constants we're currently exposing
via an ad-hoc mechanism.

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden


  Commit: ef6de70ea811d66ebb6b9b6046e304f588e754bb
      
https://github.com/qemu/qemu/commit/ef6de70ea811d66ebb6b9b6046e304f588e754bb
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M device_tree.c

  Log Message:
  -----------
  device_tree.c: Terminate the empty reservemap in create_device_tree()

Device trees created with create_device_tree() may not have any
entries in their reservemap, because the FDT API requires that the
reservemap is completed before any FDT nodes are added, and
create_device_tree() itself creates a node.  However we were not
calling fdt_finish_reservemap(), which meant that there was no
terminator in the reservemap list and whatever happened to be at the
start of the FDT data section would end up being interpreted as
reservemap entries.  Avoid this by calling fdt_finish_reservemap()
to add the terminator.

Signed-off-by: Peter Maydell <address@hidden>
Acked-by: Alexander Graf <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Reviewed-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden


  Commit: 0fb79851c3dffa06de648d955ee2f2b47bfb96ce
      
https://github.com/qemu/qemu/commit/0fb79851c3dffa06de648d955ee2f2b47bfb96ce
  Author: John Rigby <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/arm/boot.c
    M include/hw/arm/arm.h

  Log Message:
  -----------
  hw/arm/boot: Allow boards to provide an fdt blob

If no fdt is provided on command line and the new field
get_dtb in struct arm_boot_info is set then call it to
get a device tree blob.

Signed-off-by: John Rigby <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden
[PMM: minor tweaks and cleanup]
Signed-off-by: Peter Maydell <address@hidden>


  Commit: a22ec1e6825c7a00d25648027d08d4a332c29c84
      
https://github.com/qemu/qemu/commit/a22ec1e6825c7a00d25648027d08d4a332c29c84
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/kvm-consts.h

  Log Message:
  -----------
  target-arm: Provide PSCI constants to generic QEMU code

Provide versions of the KVM PSCI constants to non-KVM code;
this will allow us to avoid an ifdef in boards which set up
a PSCI node in the device tree.

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden


  Commit: 54d3e3f52e5d540766af35f99fe0fa415c40cac2
      
https://github.com/qemu/qemu/commit/54d3e3f52e5d540766af35f99fe0fa415c40cac2
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/cpu-qom.h
    M target-arm/cpu.c

  Log Message:
  -----------
  target-arm: Add ARMCPU field for Linux device-tree 'compatible' string

Linux requires device tree CPU nodes to include a 'compatible'
string describing the CPU. Add a field in the ARMCPU struct for
this so that boards which construct a device tree can insert
the correct CPU nodes.

Note that there is currently no officially specified 'compatible'
string for the TI925T, Cortex-M3 or SA1110 CPUs.

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden


  Commit: 5de164304ad6473c812f24a29fda33a2d1b2bf45
      
https://github.com/qemu/qemu/commit/5de164304ad6473c812f24a29fda33a2d1b2bf45
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/cpu-qom.h
    M target-arm/cpu.c
    M target-arm/kvm.c

  Log Message:
  -----------
  target-arm: Allow secondary KVM CPUs to be booted via PSCI

New ARM boards are generally expected to boot their secondary CPUs
via the PSCI interface, rather than ad-hoc "loop around in holding
pen code" as hw/arm/boot.c implements. In particular this is
necessary for mach-virt kernels. For KVM we achieve this by creating
the VCPUs with a feature flag marking them as starting in PSCI
powered-down state; the guest kernel will then make a PSCI call
(implemented in the host kernel) to start the secondaries at
an address of its choosing once it has got the primary CPU up.

Implement this setting of the feature flag, controlled by a
qdev property for ARMCPU, which board code can set if it is a
PSCI system.

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden


  Commit: f5fdcd6e58ec35b4463569694fc15d28c505c4d0
      
https://github.com/qemu/qemu/commit/f5fdcd6e58ec35b4463569694fc15d28c505c4d0
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/arm/Makefile.objs
    A hw/arm/virt.c

  Log Message:
  -----------
  hw/arm: Add 'virt' platform

Add 'virt' platform support corresponding to arch/arm/mach-virt
in the Linux kernel tree. This has no platform-specific code but
can use any device whose kernel driver is is able to work purely
from a device tree node. We use this to instantiate a minimal
set of devices: a GIC and some virtio-mmio transports.

Signed-off-by: John Rigby <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden
[PMM:
 Significantly overhauled:
 * renamed user-facing machine to just "virt"
 * removed the A9 support (it can't work since the A9 has no
   generic timers)
 * added virtio-mmio transports instead of random set of 'soc' devices
   (though we retain a pl011 UART)
 * instead of updating io_base as we step through adding devices,
   define a memory map with an array (similar to vexpress)
 * similarly, define irqmap with an array
 * folded in some minor fixes from John's aarch64-support patch
 * rather than explicitly doing endian-swapping on FDT cells,
   use fdt APIs that let us just pass in host-endian values
   and let the fdt layer take care of the swapping
 * miscellaneous minor code cleanups and style fixes
]
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 3541addc888413b84fb309e3f4abf210c0c5eb57
      
https://github.com/qemu/qemu/commit/3541addc888413b84fb309e3f4abf210c0c5eb57
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/cpu-qom.h
    M target-arm/cpu.c
    M target-arm/kvm-consts.h
    M target-arm/kvm.c

  Log Message:
  -----------
  target-arm: Don't hardcode KVM target CPU to be A15

Instead of assuming that a KVM target CPU must always be a
Cortex-A15 and hardcoding this in kvm_arch_init_vcpu(),
store the KVM_ARM_TARGET_* value in the ARMCPU class,
and use that.

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden


  Commit: a96c0514ab7d74ecb04677d3dc599facafa44e5b
      
https://github.com/qemu/qemu/commit/a96c0514ab7d74ecb04677d3dc599facafa44e5b
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/helper.c
    M target-arm/kvm.c
    M target-arm/kvm_arm.h

  Log Message:
  -----------
  target-arm: Provide '-cpu host' when running KVM

Implement '-cpu host' for ARM when we're using KVM, broadly
in line with other KVM-supporting architectures.

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden


  Commit: 198aa06459ba6c0e689ed0f61b59ebe8aa9f9287
      
https://github.com/qemu/qemu/commit/198aa06459ba6c0e689ed0f61b59ebe8aa9f9287
  Author: Peter Maydell <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/arm/virt.c

  Log Message:
  -----------
  hw/arm/virt: Support -cpu host

Support -cpu host in virt machine (treating it like an A15, ie
with a GIC v2 and the A15's private peripherals.)

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Christoffer Dall <address@hidden>
Message-id: address@hidden


  Commit: 24e822ea4669145c94552cef67751fbd9a42b4c8
      
https://github.com/qemu/qemu/commit/24e822ea4669145c94552cef67751fbd9a42b4c8
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Implement mac level loopback mode

Cadence GEM has a MAC level loopback mode. Implement. Use the same basic
operation as the already implemented PHY loopback.

Reported-by: Deepika Dhamija <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 3b2c97f9916e15ef630e3f8449b1b10902bf9407
      
https://github.com/qemu/qemu/commit/3b2c97f9916e15ef630e3f8449b1b10902bf9407
  Author: Edgar E. Iglesias <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Update DMA rx descriptors as we process them

We were updating the ownership bit of all descriptors if packets
get split and written through several descriptors.

Signed-off-by: Edgar E. Iglesias <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 11785f5352d45c6ef3efe3349ade42387ccebd5d
      
https://github.com/qemu/qemu/commit/11785f5352d45c6ef3efe3349ade42387ccebd5d
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Don't assert against 0 buffer address

This has no real hardware analog and asserting correctness of DMA
addresses is not a perhiperal level problem. Delete.

Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 7cfd65e41c51cd8a55730524af750638cd416f95
      
https://github.com/qemu/qemu/commit/7cfd65e41c51cd8a55730524af750638cd416f95
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: simplify rx buf descriptor walking

There was a replication of the rx descriptor address walking logic.
Reorder the flow control to remove. This refactoring also obsoletes
the local variables packet_desc_addr and last_desc_addr.

Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 06c2fe951d58cdf2cafb432a76415236c8f73328
      
https://github.com/qemu/qemu/commit/06c2fe951d58cdf2cafb432a76415236c8f73328
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Prefetch rx descriptors ASAP

The real hardware prefetches rx buffer descriptors ASAP and
potentially throws relevant interrupts following the fetch
even in the absence of a received packet.

Reported-by: Deepika Dhamija <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 63af1e0cff8879a3ddd1b08abb3172b49fb88c88
      
https://github.com/qemu/qemu/commit/63af1e0cff8879a3ddd1b08abb3172b49fb88c88
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Implement RX descriptor match mode flags

The various Rx packet address matching mode flags were not being set in
the rx descriptor. Implement.

Reported-by: Deepika Dhamija <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: a03f742983f9b6ed03913b30005b6f053290d285
      
https://github.com/qemu/qemu/commit/a03f742983f9b6ed03913b30005b6f053290d285
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Implement SAR match bit in rx desc

Bit 27 of the RX buffer desc word 1 should be set when the packet was
accepted due to specific address register match. Implement.

This feature is absent from the Xilinx documentation (UG585) but the
behaviour is tested as accurate on real hardware.

Reported-by: Deepika Dhamija <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 64eb9301769c97c7fd340e4e7ef98edcd500ebff
      
https://github.com/qemu/qemu/commit/64eb9301769c97c7fd340e4e7ef98edcd500ebff
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Implement SAR (de)activation

The Specific address registers can be enabled or disabled by software.
QEMU was assuming they were always enabled. Implement the
disable/enable feature. SARs are disabled by writing to the lower half
register. They are re-enabled by then writing the upper half.

Reported-by: Deepika Dhamija <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 17cf2c76b684b679cb25fcb4a36d536ba9944d4d
      
https://github.com/qemu/qemu/commit/17cf2c76b684b679cb25fcb4a36d536ba9944d4d
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Add missing VMSTATE_END_OF_LIST

Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 305706980267dae191d0fca2c769d7a31011be14
      
https://github.com/qemu/qemu/commit/305706980267dae191d0fca2c769d7a31011be14
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Fix rx multi-fragment packets

Bytes_to_copy was being updated before its final use where it
advances the rx buffer pointer. This was causing total mayhem,
where packet data for any subsequent fragments was being fetched
from the wrong place.

Reported-by: Deepika Dhamija <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 191946c51f28e6ac76e94c7379d5e0f69c016e83
      
https://github.com/qemu/qemu/commit/191946c51f28e6ac76e94c7379d5e0f69c016e83
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Fix small packet FCS stripping

The minimum packet size is 64, however this is before FCS stripping
occurs. So when FCS stripping the minimum packet size is 60. Fix.

Reported-by: Deepika Dhamija <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: e2314fda62c42c89f91dcf104ed3702170a90308
      
https://github.com/qemu/qemu/commit/e2314fda62c42c89f91dcf104ed3702170a90308
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Fix register w1c logic

This write-1-clear logic was incorrect. It was always clearing w1c
bits regardless of whether the written value was 1 or not. i.e. it
was implementing a write-anything-to-clear strategy.

Signed-off-by: Peter Crosthwaite <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 3ae5725f86a82751cccf6bc075e5ebfb327ac283
      
https://github.com/qemu/qemu/commit/3ae5725f86a82751cccf6bc075e5ebfb327ac283
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Improve can_receive debug printfery

Currently this just floods indicating that can_receive has been called
by the net framework. Instead, save the result of the most recent
can_receive callback as state and only print a message if the result
changes (indicating some sort of actual state change in GEM). Make said
debug message more meaningful as well.

Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 8202aa539135a44906c38f82a469234ec65e0ef7
      
https://github.com/qemu/qemu/commit/8202aa539135a44906c38f82a469234ec65e0ef7
  Author: Peter Crosthwaite <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/net/cadence_gem.c

  Log Message:
  -----------
  net/cadence_gem: Don't rx packets when no rx buffer available

Return false from can_receive() when no valid buffer descriptor is
available. Ensures against mass packet droppage in some applications.

Signed-off-by: Peter Crosthwaite <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 6a57f3ebba2dbe4a398319cec4df62cbcf3c5b8d
      
https://github.com/qemu/qemu/commit/6a57f3ebba2dbe4a398319cec4df62cbcf3c5b8d
  Author: Will Newton <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/translate.c

  Log Message:
  -----------
  target-arm: Move call to disas_vfp_insn out of disas_coproc_insn.

Floating point is an extension to the instruction set rather than
a coprocessor, so call it directly from the ARM and Thumb decode
functions.

Signed-off-by: Will Newton <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 04731fb5f3825409fd5ad64dbc0b1dfe7e7fb82f
      
https://github.com/qemu/qemu/commit/04731fb5f3825409fd5ad64dbc0b1dfe7e7fb82f
  Author: Will Newton <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/translate.c

  Log Message:
  -----------
  target-arm: Implement ARMv8 VSEL instruction.

This adds support for the VSEL floating point selection instruction
which was added in ARMv8.

Signed-off-by: Will Newton <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: e70614eaa0b8c6a2c948efa3ad71e75cd1f8ff8a
      
https://github.com/qemu/qemu/commit/e70614eaa0b8c6a2c948efa3ad71e75cd1f8ff8a
  Author: Will Newton <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M fpu/softfloat.c

  Log Message:
  -----------
  softfloat: Remove unused argument from MINMAX macro.

The nan_exp argument is not used, so remove it.

Signed-off-by: Will Newton <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: e17ab310e98c55bd5cb8026c1086f9d19d181d3d
      
https://github.com/qemu/qemu/commit/e17ab310e98c55bd5cb8026c1086f9d19d181d3d
  Author: Will Newton <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M fpu/softfloat.c
    M include/fpu/softfloat.h

  Log Message:
  -----------
  softfloat: Add minNum() and maxNum() functions to softfloat.

Add floatnn_minnum() and floatnn_maxnum() functions which are equivalent
to the minNum() and maxNum() functions from IEEE 754-2008. They are
similar to min() and max() but differ in the handling of QNaN arguments.

Signed-off-by: Will Newton <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 40cfacdd806b68706b10ceeeca6d0eea417d1a75
      
https://github.com/qemu/qemu/commit/40cfacdd806b68706b10ceeeca6d0eea417d1a75
  Author: Will Newton <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/helper.c
    M target-arm/helper.h
    M target-arm/translate.c

  Log Message:
  -----------
  target-arm: Implement ARMv8 FP VMAXNM and VMINNM instructions.

This adds support for the ARMv8 floating point VMAXNM and VMINNM
instructions.

Signed-off-by: Will Newton <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 505935fc766e84b58af6e4c3c4233ed0a29b1288
      
https://github.com/qemu/qemu/commit/505935fc766e84b58af6e4c3c4233ed0a29b1288
  Author: Will Newton <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/translate.c

  Log Message:
  -----------
  target-arm: Implement ARMv8 SIMD VMAXNM and VMINNM instructions.

This adds support for the ARMv8 Advanced SIMD VMAXNM and VMINNM
instructions.

Signed-off-by: Will Newton <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 09f7813522238555b77ec2b9f2d3bc20d6e3c796
      
https://github.com/qemu/qemu/commit/09f7813522238555b77ec2b9f2d3bc20d6e3c796
  Author: Richard Henderson <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/translate.c

  Log Message:
  -----------
  target-arm: Use new qemu_ld/st opcodes

Retain the existing gen_aa32_* inlines, to aid compilation for A64.

Cc: Peter Maydell <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 74f1c6ddec8dc7566d9b75574bb006214cc7d3b4
      
https://github.com/qemu/qemu/commit/74f1c6ddec8dc7566d9b75574bb006214cc7d3b4
  Author: Sergey Fedorov <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M target-arm/helper.c

  Log Message:
  -----------
  target-arm: fix TTBCR write masking

Current implementation is not accurate according to ARMv7-AR reference
manual. See "B4.1.153 TTBCR, Translation Table Base Control Register,
VMSA | TTBCR format when using the Long-descriptor translation table
format". When LPAE feature is supported, EAE, bit[31] selects
translation descriptor format and, therefore, TTBCR format.

Signed-off-by: Sergey Fedorov <address@hidden>
Reviewed-by: Peter Maydell <address@hidden>
Message-id: address@hidden
Signed-off-by: Peter Maydell <address@hidden>


  Commit: 0ec9eabc7f6020418e1f3b3273d1dd701f7f87f9
      
https://github.com/qemu/qemu/commit/0ec9eabc7f6020418e1f3b3273d1dd701f7f87f9
  Author: Richard Henderson <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M tcg/tcg.c
    M tcg/tcg.h

  Log Message:
  -----------
  tcg: Use bitmaps for free temporaries

We previously allocated 32-bits per temp for the next_free_temp entry.
We now allocate 4 bits per temp across the 4 bitmaps.

Using a linked list meant that if a translator is tweeked, resulting in
temps being freed in a different order, that would have follow-on effects
throughout the TB.  Always allocating the lowest free temp means that
follow-on effects are minimized, which can make it easier to diff output
when debugging the translators.

Reviewed-by: Peter Maydell <address@hidden>
Reviewed-by: Aurelien Jarno <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: 45506cc2be6834196ac2773ec4267ca6780f17a1
      
https://github.com/qemu/qemu/commit/45506cc2be6834196ac2773ec4267ca6780f17a1
  Author: Anthony Liguori <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M hw/display/qxl-render.c

  Log Message:
  -----------
  Merge remote-tracking branch 'mjt/trivial-patches' into staging

# By Stefan Weil
# Via Michael Tokarev
* mjt/trivial-patches:
  qxl: Add missing trace.h (fix broken build)

Message-id: address@hidden
Signed-off-by: Anthony Liguori <address@hidden>


  Commit: 75c4ce824ffd04a59f0af270f823fd5f1a59bd1a
      
https://github.com/qemu/qemu/commit/75c4ce824ffd04a59f0af270f823fd5f1a59bd1a
  Author: Anthony Liguori <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M libcacard/vscclient.c

  Log Message:
  -----------
  Merge remote-tracking branch 'alon/libcacard_ccid.4' into staging

# By Stefan Weil
# Via Alon Levy
* alon/libcacard_ccid.4:
  libcacard: Fix compilation for older versions of glib (bug #1258168)

Message-id: address@hidden
Signed-off-by: Anthony Liguori <address@hidden>


  Commit: b5527dad7dba7d85520aaec787fb6fb14be1c366
      
https://github.com/qemu/qemu/commit/b5527dad7dba7d85520aaec787fb6fb14be1c366
  Author: Anthony Liguori <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M audio/audio.c
    M audio/paaudio.c
    M hw/audio/adlib.c
    M hw/audio/intel-hda.c

  Log Message:
  -----------
  Merge remote-tracking branch 'kraxel/tags/pull-audio-1' into staging

Change audio wakeup rate from 250 Hz to 100 Hz.
Emulation bugfixes for intel-hda and adlib.

# gpg: Signature made Mon 09 Dec 2013 06:04:16 AM PST using RSA key ID D3E87138
# gpg: Can't check signature: public key not found

# By Gerd Hoffmann (2) and others
# Via Gerd Hoffmann
* kraxel/tags/pull-audio-1:
  intel-hda: fix position buffer
  adlib: fix patching of port I/O addresses
  audio: adjust pulse to 100Hz wakeup rate
  audio: Lower default wakeup rate to 100 times / second

Message-id: address@hidden
Signed-off-by: Anthony Liguori <address@hidden>


  Commit: 1ead3ed55584a62a12d840a71d3aab71f12ec42e
      
https://github.com/qemu/qemu/commit/1ead3ed55584a62a12d840a71d3aab71f12ec42e
  Author: Anthony Liguori <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M default-configs/arm-softmmu.mak
    M device_tree.c
    M fpu/softfloat.c
    M hw/arm/Makefile.objs
    M hw/arm/boot.c
    M hw/arm/integratorcp.c
    A hw/arm/virt.c
    M hw/cpu/a9mpcore.c
    M hw/net/cadence_gem.c
    M hw/timer/Makefile.objs
    A hw/timer/a9gtimer.c
    M include/fpu/softfloat.h
    M include/hw/arm/arm.h
    M include/hw/cpu/a9mpcore.h
    A include/hw/timer/a9gtimer.h
    M target-arm/cpu-qom.h
    M target-arm/cpu.c
    M target-arm/cpu.h
    M target-arm/helper.c
    M target-arm/helper.h
    A target-arm/kvm-consts.h
    M target-arm/kvm.c
    M target-arm/kvm_arm.h
    M target-arm/translate.c

  Log Message:
  -----------
  Merge remote-tracking branch 'pmaydell/tags/pull-target-arm-20131210' into 
staging

target-arm queue:
 * support REFCNT register on integrator/cp board
 * implement the A9MP's global timer
 * add the 'virt' platform
 * support '-cpu host' on KVM/ARM
 * Cadence GEM ethernet device bugfixes
 * Implement 32-bit ARMv8 VSEL, VMAXNM, VMINNM
 * fix TTBCR write masking
 * update 32 bit decoder to use new qemu_ld/st TCG opcodes

# gpg: Signature made Tue 10 Dec 2013 06:22:01 AM PST using RSA key ID 14360CDE
# gpg: Can't check signature: public key not found

# By Peter Crosthwaite (16) and others
# Via Peter Maydell
* pmaydell/tags/pull-target-arm-20131210: (37 commits)
  target-arm: fix TTBCR write masking
  target-arm: Use new qemu_ld/st opcodes
  target-arm: Implement ARMv8 SIMD VMAXNM and VMINNM instructions.
  target-arm: Implement ARMv8 FP VMAXNM and VMINNM instructions.
  softfloat: Add minNum() and maxNum() functions to softfloat.
  softfloat: Remove unused argument from MINMAX macro.
  target-arm: Implement ARMv8 VSEL instruction.
  target-arm: Move call to disas_vfp_insn out of disas_coproc_insn.
  net/cadence_gem: Don't rx packets when no rx buffer available
  net/cadence_gem: Improve can_receive debug printfery
  net/cadence_gem: Fix register w1c logic
  net/cadence_gem: Fix small packet FCS stripping
  net/cadence_gem: Fix rx multi-fragment packets
  net/cadence_gem: Add missing VMSTATE_END_OF_LIST
  net/cadence_gem: Implement SAR (de)activation
  net/cadence_gem: Implement SAR match bit in rx desc
  net/cadence_gem: Implement RX descriptor match mode flags
  net/cadence_gem: Prefetch rx descriptors ASAP
  net/cadence_gem: simplify rx buf descriptor walking
  net/cadence_gem: Don't assert against 0 buffer address
  ...

Message-id: address@hidden
Signed-off-by: Anthony Liguori <address@hidden>


  Commit: b9aad5d68d0fa636d1a1edbbeffa0d7a80370711
      
https://github.com/qemu/qemu/commit/b9aad5d68d0fa636d1a1edbbeffa0d7a80370711
  Author: Anthony Liguori <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M MAINTAINERS
    M configure
    M hmp-commands.hx
    M hw/net/virtio-net.c
    M net/Makefile.objs
    M net/clients.h
    M net/net.c
    A net/netmap.c
    M qapi-schema.json
    M qemu-options.hx

  Log Message:
  -----------
  Merge remote-tracking branch 'stefanha/net-next' into staging

# By Vincenzo Maffione (2) and others
# Via Stefan Hajnoczi
* stefanha/net-next:
  net: Update netdev peer on link change
  virtio-net: don't update mac_table in error state
  MAINTAINERS: Add netmap maintainers
  net: Adding netmap network backend

Message-id: address@hidden
Signed-off-by: Anthony Liguori <address@hidden>


  Commit: 6747f6456fd1e5e986b6385ff5d706c79ebd8a32
      
https://github.com/qemu/qemu/commit/6747f6456fd1e5e986b6385ff5d706c79ebd8a32
  Author: Anthony Liguori <address@hidden>
  Date:   2013-12-10 (Tue, 10 Dec 2013)

  Changed paths:
    M tcg/tcg.c
    M tcg/tcg.h

  Log Message:
  -----------
  Merge remote-tracking branch 'rth/tcg-temp-order' into staging

# By Richard Henderson
# Via Richard Henderson
* rth/tcg-temp-order:
  tcg: Use bitmaps for free temporaries

Message-id: address@hidden
Signed-off-by: Anthony Liguori <address@hidden>


Compare: https://github.com/qemu/qemu/compare/8f84271da83c...6747f6456fd1

reply via email to

[Prev in Thread] Current Thread [Next in Thread]