[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] 352bcb: tcg/aarch64: Fix tcg_out_qemu_{ld, st
From: |
GitHub |
Subject: |
[Qemu-commits] [qemu/qemu] 352bcb: tcg/aarch64: Fix tcg_out_qemu_{ld, st} for guest_b... |
Date: |
Thu, 03 Sep 2015 07:00:04 -0700 |
Branch: refs/heads/master
Home: https://github.com/qemu/qemu
Commit: 352bcb0a2b816ff9ab9d75d0f2384650d9e9ab19
https://github.com/qemu/qemu/commit/352bcb0a2b816ff9ab9d75d0f2384650d9e9ab19
Author: Richard Henderson <address@hidden>
Date: 2015-09-02 (Wed, 02 Sep 2015)
Changed paths:
M tcg/aarch64/tcg-target.c
Log Message:
-----------
tcg/aarch64: Fix tcg_out_qemu_{ld, st} for guest_base == 0
In ffc6372851d8631a9f9fa56ec613b3244dc635b9, we swapped the guest
base to the address base register from the address index register.
Except that 31 in the base slot is SP not XZR, so we need to be
more intelligent about which reg gets placed in which slot.
Cc: address@hidden (v2.4.0)
Reviewed-by: Paolo Bonzini <address@hidden>
Reported-by: Andreas Färber <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: 08b0b23be639b955e5e3d84dc42fa4e5ce6a8728
https://github.com/qemu/qemu/commit/08b0b23be639b955e5e3d84dc42fa4e5ce6a8728
Author: Aurelien Jarno <address@hidden>
Date: 2015-09-02 (Wed, 02 Sep 2015)
Changed paths:
M tcg/i386/tcg-target.c
Log Message:
-----------
tcg/i386: omit a few REXW prefixes in softmmu code
When computing the TLB address we are likely to mask out the high
32-bits by using shr + and. We can use 32-bit instructions in that
case. This saves 2 bytes per TLB access.
Signed-off-by: Aurelien Jarno <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: 561578c2a82292ddf55737791d2838b797f49f35
https://github.com/qemu/qemu/commit/561578c2a82292ddf55737791d2838b797f49f35
Author: Peter Maydell <address@hidden>
Date: 2015-09-03 (Thu, 03 Sep 2015)
Changed paths:
M tcg/aarch64/tcg-target.c
M tcg/i386/tcg-target.c
Log Message:
-----------
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20150902' into staging
queued tcg patches
# gpg: Signature made Wed 02 Sep 2015 22:35:37 BST using RSA key ID 4DD0279B
# gpg: Good signature from "Richard Henderson <address@hidden>"
# gpg: aka "Richard Henderson <address@hidden>"
# gpg: aka "Richard Henderson <address@hidden>"
* remotes/rth/tags/pull-tcg-20150902:
tcg/i386: omit a few REXW prefixes in softmmu code
tcg/aarch64: Fix tcg_out_qemu_{ld, st} for guest_base == 0
Signed-off-by: Peter Maydell <address@hidden>
Compare: https://github.com/qemu/qemu/compare/fc8135a46d09...561578c2a822
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] 352bcb: tcg/aarch64: Fix tcg_out_qemu_{ld, st} for guest_b...,
GitHub <=