qemu-commits
[Top][All Lists]
Advanced
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] 869938: tcg: Work around clang bug wrt enum r

From: GitHub
Subject: [Qemu-commits] [qemu/qemu] 869938: tcg: Work around clang bug wrt enum ranges, part 2
Date: Thu, 25 Feb 2016 02:00:07 -0800 
  Branch: refs/heads/master
  Home:   https://github.com/qemu/qemu
  Commit: 869938ae2a284fe730cb6f807ea0f9e324e0f87c
      
https://github.com/qemu/qemu/commit/869938ae2a284fe730cb6f807ea0f9e324e0f87c
  Author: Richard Henderson <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M tcg/tcg.c

  Log Message:
  -----------
  tcg: Work around clang bug wrt enum ranges, part 2

A previous patch patch changed the type of REG from int
to enum TCGReg, which provokes the following bug in clang:

  https://llvm.org/bugs/show_bug.cgi?id=16154

Signed-off-by: Richard Henderson  <address@hidden>


  Commit: b3915dbbdcdb2e04753f3d34a1b0865eea005069
      
https://github.com/qemu/qemu/commit/b3915dbbdcdb2e04753f3d34a1b0865eea005069
  Author: Richard Henderson <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M tcg/tcg.c
    M tcg/tcg.h

  Log Message:
  -----------
  tcg: Implement indirect memory registers

That is, global_mem registers whose base is another global_mem
register, rather than a fixed register.

Tested-by: Mark Cave-Ayland <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: 91478cefaaf2fa678e56df8635b34957f4d5d565
      
https://github.com/qemu/qemu/commit/91478cefaaf2fa678e56df8635b34957f4d5d565
  Author: Richard Henderson <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M tcg/tcg.c

  Log Message:
  -----------
  tcg: Allocate indirect_base temporaries in a different order

Since we've not got liveness analysis for indirect bases,
placing them at the end of the call-saved registers makes
it more likely that it'll stay live.

Tested-by: Mark Cave-Ayland <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: 0ea63844c244672ca5f77fb86381279c225482b2
      
https://github.com/qemu/qemu/commit/0ea63844c244672ca5f77fb86381279c225482b2
  Author: Richard Henderson <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M target-sparc/translate.c

  Log Message:
  -----------
  target-sparc: Tidy global register initialization

Create tables for the various global registers that need allocation.
Remove one level of indirection from  gregnames and fregnames.

Tested-by: Mark Cave-Ayland <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: d2dc4069e046deeccc4dca0f73c3077ac22ba43f
      
https://github.com/qemu/qemu/commit/d2dc4069e046deeccc4dca0f73c3077ac22ba43f
  Author: Richard Henderson <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M target-sparc/translate.c

  Log Message:
  -----------
  target-sparc: Use global registers for the register window

Via indirection off cpu_regwptr.

Tested-by: Mark Cave-Ayland <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: ce151109813e2770fd3cee2f37bfa2cdd01a12b9
      
https://github.com/qemu/qemu/commit/ce151109813e2770fd3cee2f37bfa2cdd01a12b9
  Author: Peter Maydell <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M qemu-tech.texi
    M tcg/README
    R tcg/aarch64/tcg-target.c
    A tcg/aarch64/tcg-target.inc.c
    R tcg/arm/tcg-target.c
    A tcg/arm/tcg-target.inc.c
    R tcg/i386/tcg-target.c
    A tcg/i386/tcg-target.inc.c
    R tcg/ia64/tcg-target.c
    A tcg/ia64/tcg-target.inc.c
    R tcg/mips/tcg-target.c
    A tcg/mips/tcg-target.inc.c
    R tcg/ppc/tcg-target.c
    A tcg/ppc/tcg-target.inc.c
    R tcg/s390/tcg-target.c
    A tcg/s390/tcg-target.inc.c
    R tcg/sparc/tcg-target.c
    A tcg/sparc/tcg-target.inc.c
    M tcg/tcg.c
    M tcg/tcg.h
    M tcg/tci/README
    R tcg/tci/tcg-target.c
    A tcg/tci/tcg-target.inc.c

  Log Message:
  -----------
  tcg: Rename tcg-target.c to tcg-target.inc.c

Rename the per-architecture tcg-target.c files to tcg-target.inc.c.
This makes it clearer that they are not intended to be standalone
C files, but are instead #included into another source file.

Reviewed-by: Eric Blake <address@hidden>
Signed-off-by: Peter Maydell <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: f8e1f5d6a2724cd72a296d693f808e534a0a3980
      
https://github.com/qemu/qemu/commit/f8e1f5d6a2724cd72a296d693f808e534a0a3980
  Author: Peter Maydell <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M scripts/clean-includes

  Log Message:
  -----------
  scripts/clean-includes: Ignore .inc.c files

Ignore files which have a .inc.c extension -- these are not headers
but they are not standalone C source files either, so we can't make
any automated decisions about what #include directives they should
have.

Reviewed-by: Eric Blake <address@hidden>
Signed-off-by: Peter Maydell <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: c3b7f66800fbf9f47fddbcf2e2cd30ea932e0aae
      
https://github.com/qemu/qemu/commit/c3b7f66800fbf9f47fddbcf2e2cd30ea932e0aae
  Author: Peter Maydell <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M tcg/aarch64/tcg-target.inc.c
    M tcg/arm/tcg-target.inc.c
    M tcg/i386/tcg-target.inc.c
    M tcg/mips/tcg-target.inc.c
    M tcg/ppc/tcg-target.inc.c
    M tcg/s390/tcg-target.inc.c
    M tcg/sparc/tcg-target.inc.c
    M tcg/tci/tcg-target.inc.c

  Log Message:
  -----------
  tcg: Remove unnecessary osdep.h includes from tcg-target.inc.c

Commit 757e725b58c57d added a number of #include "qemu/osdep.h"
files to the tcg-target.c files (as they were named at the time).
These are unnecessary because these files are not standalone C
files, and the tcg/tcg.c file which includes them will have
already included osdep.h on their behalf. Remove the unneeded
include directives.

Reviewed-by: Eric Blake <address@hidden>
Signed-off-by: Peter Maydell <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: 7bd57b515067b355ac997d29b0daf4fb8689e9be
      
https://github.com/qemu/qemu/commit/7bd57b515067b355ac997d29b0daf4fb8689e9be
  Author: Peter Maydell <address@hidden>
  Date:   2016-02-23 (Tue, 23 Feb 2016)

  Changed paths:
    M qemu-tech.texi
    M scripts/clean-includes
    M target-sparc/translate.c
    M tcg/README
    R tcg/aarch64/tcg-target.c
    A tcg/aarch64/tcg-target.inc.c
    R tcg/arm/tcg-target.c
    A tcg/arm/tcg-target.inc.c
    R tcg/i386/tcg-target.c
    A tcg/i386/tcg-target.inc.c
    R tcg/ia64/tcg-target.c
    A tcg/ia64/tcg-target.inc.c
    R tcg/mips/tcg-target.c
    A tcg/mips/tcg-target.inc.c
    R tcg/ppc/tcg-target.c
    A tcg/ppc/tcg-target.inc.c
    R tcg/s390/tcg-target.c
    A tcg/s390/tcg-target.inc.c
    R tcg/sparc/tcg-target.c
    A tcg/sparc/tcg-target.inc.c
    M tcg/tcg.c
    M tcg/tcg.h
    M tcg/tci/README
    R tcg/tci/tcg-target.c
    A tcg/tci/tcg-target.inc.c

  Log Message:
  -----------
  Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20160223' into staging

Queued TCG patches

# gpg: Signature made Tue 23 Feb 2016 18:27:44 GMT using RSA key ID 4DD0279B
# gpg: Good signature from "Richard Henderson <address@hidden>"
# gpg:                 aka "Richard Henderson <address@hidden>"
# gpg:                 aka "Richard Henderson <address@hidden>"

* remotes/rth/tags/pull-tcg-20160223:
  tcg: Remove unnecessary osdep.h includes from tcg-target.inc.c
  scripts/clean-includes: Ignore .inc.c files
  tcg: Rename tcg-target.c to tcg-target.inc.c
  target-sparc: Use global registers for the register window
  target-sparc: Tidy global register initialization
  tcg: Allocate indirect_base temporaries in a different order
  tcg: Implement indirect memory registers
  tcg: Work around clang bug wrt enum ranges, part 2

Signed-off-by: Peter Maydell <address@hidden>


Compare: https://github.com/qemu/qemu/compare/1b1624092d1f...7bd57b515067
reply via email to
[Prev in Thread] Current Thread [Next in Thread]