qemu-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] cdcb63: mailmap: Change email address of Fili


From: Peter Maydell
Subject: [Qemu-commits] [qemu/qemu] cdcb63: mailmap: Change email address of Filip Bozuta
Date: Thu, 11 Jun 2020 07:45:31 -0700

  Branch: refs/heads/master
  Home:   https://github.com/qemu/qemu
  Commit: cdcb6395dca7a67c26a2277d93df3a82e9a4d1fa
      
https://github.com/qemu/qemu/commit/cdcb6395dca7a67c26a2277d93df3a82e9a4d1fa
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M .mailmap

  Log Message:
  -----------
  mailmap: Change email address of Filip Bozuta

Filip Bozuta wants to use his new email address for his future
work in QEMU.

CC: Filip Bozuta <filip.bozuta@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Reviewed-by: Filip Bozuta <filip.bozuta@syrmia.com>
Message-Id: <20200602085215.12585-2-aleksandar.qemu.devel@gmail.com>


  Commit: f364a8d026fb35af97cb4775ffe02de2fd64764b
      
https://github.com/qemu/qemu/commit/f364a8d026fb35af97cb4775ffe02de2fd64764b
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M .mailmap

  Log Message:
  -----------
  mailmap: Change email address of Stefan Brankovic

Stefan Brankovic wants to use his new email address for his future
work in QEMU.

CC: Stefan Brankovic <stefan.brankovic@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Reviewed-by: Stefan Brankovic <stefan.brankovic@syrmia.com>
Message-Id: <20200602085215.12585-3-aleksandar.qemu.devel@gmail.com>


  Commit: 1ace099f2acb952eaaef0ba7725879949a7e4406
      
https://github.com/qemu/qemu/commit/1ace099f2acb952eaaef0ba7725879949a7e4406
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro ADD.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-2-aleksandar.qemu.devel@gmail.com>


  Commit: 92ebdd7fa4f48e09f0da3973fe3136131cfee94f
      
https://github.com/qemu/qemu/commit/92ebdd7fa4f48e09f0da3973fe3136131cfee94f
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro SUB.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-3-aleksandar.qemu.devel@gmail.com>


  Commit: 11811198efdcf423e787272b13751fd899fdfb03
      
https://github.com/qemu/qemu/commit/11811198efdcf423e787272b13751fd899fdfb03
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro MUL.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-4-aleksandar.qemu.devel@gmail.com>


  Commit: bcca8c4b1a044e8ef4ad2c88cbde217e1a38baeb
      
https://github.com/qemu/qemu/commit/bcca8c4b1a044e8ef4ad2c88cbde217e1a38baeb
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro DIV.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-5-aleksandar.qemu.devel@gmail.com>


  Commit: 8248c9c5b2983464945fc0fa077e0c51c4d3f97c
      
https://github.com/qemu/qemu/commit/8248c9c5b2983464945fc0fa077e0c51c4d3f97c
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Remove now unused macro FLOAT_BINOP

After demacroing <ADD|SUB|MUL|DIV>.<D|S|PS>, this macro is not
needed anymore.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-6-aleksandar.qemu.devel@gmail.com>


  Commit: 16734cc1da678e906c6d472dbbba8ac80bdf2f06
      
https://github.com/qemu/qemu/commit/16734cc1da678e906c6d472dbbba8ac80bdf2f06
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro MADD.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-7-aleksandar.qemu.devel@gmail.com>


  Commit: faec75244c6878d62d1474b9462b552a829d7f3d
      
https://github.com/qemu/qemu/commit/faec75244c6878d62d1474b9462b552a829d7f3d
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro MSUB.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-8-aleksandar.qemu.devel@gmail.com>


  Commit: 0278586d603dec01bbd8eddc48c1c063db070cf1
      
https://github.com/qemu/qemu/commit/0278586d603dec01bbd8eddc48c1c063db070cf1
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro NMADD.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-9-aleksandar.qemu.devel@gmail.com>


  Commit: 5c591e22592c2751a2e48c3b22f2c8df264fe789
      
https://github.com/qemu/qemu/commit/5c591e22592c2751a2e48c3b22f2c8df264fe789
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro NMSUB.<D|S|PS>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-10-aleksandar.qemu.devel@gmail.com>


  Commit: 32574f1d1ce2879971e747ab7917b5d28e56d90c
      
https://github.com/qemu/qemu/commit/32574f1d1ce2879971e747ab7917b5d28e56d90c
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Remove now unused UNFUSED_FMA and FLOAT_FMA macros

After demacroing <MADD|MSUB|NMADD|NMSUB>.<D|S|PS>, these macros
are not needed anymore.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-11-aleksandar.qemu.devel@gmail.com>


  Commit: 0bd99ac77cb6717ae7bc51c033c4833efcc7b315
      
https://github.com/qemu/qemu/commit/0bd99ac77cb6717ae7bc51c033c4833efcc7b315
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro CLASS.<D|S>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-12-aleksandar.qemu.devel@gmail.com>


  Commit: 6971a1b970cb9663cc067a61f0db3e95400f3e38
      
https://github.com/qemu/qemu/commit/6971a1b970cb9663cc067a61f0db3e95400f3e38
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Remove now unused FLOAT_CLASS macro

After demacroing CLASS.<D|S>, this macro is not needed anymore.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-13-aleksandar.qemu.devel@gmail.com>


  Commit: 728e424690c64787722bbfb3cc5d9a4088a58d8b
      
https://github.com/qemu/qemu/commit/728e424690c64787722bbfb3cc5d9a4088a58d8b
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Demacro RINT.<D|S>

This is just a cosmetic change to enable tools like gcov, gdb,
callgrind, etc. to better display involved source code.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-14-aleksandar.qemu.devel@gmail.com>


  Commit: bdbe48db40d058d5a82097fe4f29fd0168ecce9e
      
https://github.com/qemu/qemu/commit/bdbe48db40d058d5a82097fe4f29fd0168ecce9e
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Remove now unused FLOAT_RINT macro

After demacroing RINT.<D|S>, this macro is not needed anymore.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-15-aleksandar.qemu.devel@gmail.com>


  Commit: 485cd2e4ce35f24428bd1783ad31325acc67b350
      
https://github.com/qemu/qemu/commit/485cd2e4ce35f24428bd1783ad31325acc67b350
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c

  Log Message:
  -----------
  target/mips: fpu: Name better paired-single variables

Use consistently 'l' and 'h' for low and high halves.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-16-aleksandar.qemu.devel@gmail.com>


  Commit: 9579f7816855757c747f9428a8e53d0fe0a0e9b7
      
https://github.com/qemu/qemu/commit/9579f7816855757c747f9428a8e53d0fe0a0e9b7
  Author: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/fpu_helper.c
    M target/mips/internal.h
    M target/mips/msa_helper.c

  Log Message:
  -----------
  target/mips: fpu: Refactor conversion from ieee to mips exception flags

The original coversion function is used for regular and MSA floating
point instructions handling. Since there are some nuanced differences
between regular and MSA floating point exception handling, provide two
instances of the conversion function, rather than just a single common
one. Inline both instances of this function instances for the sake of
performance. Improve variable naming in surrounding code for clarity.

Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <20200518200920.17344-17-aleksandar.qemu.devel@gmail.com>


  Commit: af868995e1b7641577300d1342ede452ef0c5565
      
https://github.com/qemu/qemu/commit/af868995e1b7641577300d1342ede452ef0c5565
  Author: Huacai Chen <zltjiangshi@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/Makefile.objs
    M target/mips/cpu.h
    M target/mips/internal.h
    R target/mips/lmi_helper.c
    A target/mips/lmmi_helper.c
    M target/mips/mips-defs.h
    M target/mips/translate.c
    M target/mips/translate_init.inc.c

  Log Message:
  -----------
  target/mips: Add Loongson-3 CPU definition

Loongson-3 CPU family include Loongson-3A R1/R2/R3/R4 and Loongson-3B
R1/R2. Loongson-3A R1 is the oldest and its ISA is the smallest, while
Loongson-3A R4 is the newest and its ISA is almost the superset of all
others. To reduce complexity, we just define two CPU types:

1) "Loongson-3A1000" CPU which is corresponding to Loongson-3A R1. It is
   suitable for TCG because Loongson-3A R1 has fewest ASE.
2) "Loongson-3A4000" CPU which is corresponding to Loongson-3A R4. It is
   suitable for KVM because Loongson-3A R4 has the VZ ASE.

Loongson-3A has CONFIG6 and CONFIG7, so add their bit-fields as well.

[AM: Rearranged insn_flags, added comments, renamed lmi_helper.c,
improved commit message, fixed checkpatch warnings]

Signed-off-by: Huacai Chen <chenhc@lemote.com>
Co-developed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reviewed-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <1591065557-9174-3-git-send-email-chenhc@lemote.com>


  Commit: 6db06115d246ea6d24755657a98c185ed2a50210
      
https://github.com/qemu/qemu/commit/6db06115d246ea6d24755657a98c185ed2a50210
  Author: Andrea Oliveri <oliveriandrea@gmail.com>
  Date:   2020-06-09 (Tue, 09 Jun 2020)

  Changed paths:
    M target/mips/translate_init.inc.c

  Log Message:
  -----------
  target/mips: Enable hardware page table walker and CMGCR features for P5600

Enable hardware page table walker and CMGCR features for P5600 that
supports both.

Signed-off-by: Andrea Oliveri <oliveriandrea@gmail.com>
Reviewed-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Signed-off-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Message-Id: <de5adcb9fd0dd607b98026f4bfb34205432b6002.camel@gmail.com>


  Commit: 470dd165d152ff7ceac61c7b71c2b89220b3aad7
      
https://github.com/qemu/qemu/commit/470dd165d152ff7ceac61c7b71c2b89220b3aad7
  Author: Peter Maydell <peter.maydell@linaro.org>
  Date:   2020-06-11 (Thu, 11 Jun 2020)

  Changed paths:
    M .mailmap
    M target/mips/Makefile.objs
    M target/mips/cpu.h
    M target/mips/fpu_helper.c
    M target/mips/internal.h
    R target/mips/lmi_helper.c
    A target/mips/lmmi_helper.c
    M target/mips/mips-defs.h
    M target/mips/msa_helper.c
    M target/mips/translate.c
    M target/mips/translate_init.inc.c

  Log Message:
  -----------
  Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-jun-09-2020' 
into staging

MIPS queue for June 9th, 2020

# gpg: Signature made Tue 09 Jun 2020 17:18:59 BST
# gpg:                using RSA key D4972A8967F75A65
# gpg: Good signature from "Aleksandar Markovic <amarkovic@wavecomp.com>" [full]
# Primary key fingerprint: 8526 FBF1 5DA3 811F 4A01  DD75 D497 2A89 67F7 5A65

* remotes/amarkovic/tags/mips-queue-jun-09-2020:
  target/mips: Enable hardware page table walker and CMGCR features for P5600
  target/mips: Add Loongson-3 CPU definition
  target/mips: fpu: Refactor conversion from ieee to mips exception flags
  target/mips: fpu: Name better paired-single variables
  target/mips: fpu: Remove now unused FLOAT_RINT macro
  target/mips: fpu: Demacro RINT.<D|S>
  target/mips: fpu: Remove now unused FLOAT_CLASS macro
  target/mips: fpu: Demacro CLASS.<D|S>
  target/mips: fpu: Remove now unused UNFUSED_FMA and FLOAT_FMA macros
  target/mips: fpu: Demacro NMSUB.<D|S|PS>
  target/mips: fpu: Demacro NMADD.<D|S|PS>
  target/mips: fpu: Demacro MSUB.<D|S|PS>
  target/mips: fpu: Demacro MADD.<D|S|PS>
  target/mips: fpu: Remove now unused macro FLOAT_BINOP
  target/mips: fpu: Demacro DIV.<D|S|PS>
  target/mips: fpu: Demacro MUL.<D|S|PS>
  target/mips: fpu: Demacro SUB.<D|S|PS>
  target/mips: fpu: Demacro ADD.<D|S|PS>
  mailmap: Change email address of Stefan Brankovic
  mailmap: Change email address of Filip Bozuta

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>


Compare: https://github.com/qemu/qemu/compare/c291aca63d65...470dd165d152



reply via email to

[Prev in Thread] Current Thread [Next in Thread]