[Qemu-commits] [qemu/qemu] 44fc71: util: Introduce host-specific cpuinfo

qemu-commits
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] 44fc71: util: Introduce host-specific cpuinfo

From:	Richard Henderson
Subject:	[Qemu-commits] [qemu/qemu] 44fc71: util: Introduce host-specific cpuinfo.h
Date:	Tue, 23 May 2023 16:59:40 -0700
  Branch: refs/heads/staging
  Home:   https://github.com/qemu/qemu
  Commit: 44fc71687377bfcdfffa448bb41d228ef3caf46c
      
https://github.com/qemu/qemu/commit/44fc71687377bfcdfffa448bb41d228ef3caf46c
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    A host/include/generic/host/cpuinfo.h
    M meson.build

  Log Message:
  -----------
  util: Introduce host-specific cpuinfo.h

The entire contents of the header is host-specific, but the
existence of such a header is not, which could prevent some
host specific ifdefs at the top of the file for the include.

Add host/include/{arch,generic} to the project arguments.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Juan Quintela <quintela@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 6bc12fd04243a5bfe28bc5d6ed8b0a7ed40f5de4
      
https://github.com/qemu/qemu/commit/6bc12fd04243a5bfe28bc5d6ed8b0a7ed40f5de4
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M MAINTAINERS
    A host/include/i386/host/cpuinfo.h
    A host/include/x86_64/host/cpuinfo.h
    A util/cpuinfo-i386.c
    M util/meson.build

  Log Message:
  -----------
  util: Add cpuinfo-i386.c

Add cpuinfo.h for i386 and x86_64, and the initialization
for that in util/.  Populate that with a slightly altered
copy of the tcg host probing code.  Other uses of cpuid.h
will be adjusted one patch at a time.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Juan Quintela <quintela@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: a48b6afea4c6c7bbfa355eb732b9b97bf1d43d67
      
https://github.com/qemu/qemu/commit/a48b6afea4c6c7bbfa355eb732b9b97bf1d43d67
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M host/include/i386/host/cpuinfo.h
    M util/cpuinfo-i386.c

  Log Message:
  -----------
  util: Add i386 CPUINFO_ATOMIC_VMOVDQU

Add a bit to indicate when VMOVDQU is also atomic if aligned.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: dbedadbaad0923ee2186b0ca488091cefd69f481
      
https://github.com/qemu/qemu/commit/dbedadbaad0923ee2186b0ca488091cefd69f481
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M tcg/i386/tcg-target.c.inc
    M tcg/i386/tcg-target.h

  Log Message:
  -----------
  tcg/i386: Use host/cpuinfo.h

Use the CPUINFO_* bits instead of the individual boolean
variables that we had been using.  Remove all of the init
code that was moved over to cpuinfo-i386.c.

Note that have_avx512* check both AVX512{F,VL}, as we had
previously done during tcg_target_init.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 51f4d916b52846a1ea357740772401c508607f7f
      
https://github.com/qemu/qemu/commit/51f4d916b52846a1ea357740772401c508607f7f
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M util/bufferiszero.c

  Log Message:
  -----------
  util/bufferiszero: Use i386 host/cpuinfo.h

Use cpuinfo_init() during init_accel(), and the variable cpuinfo
during test_buffer_is_zero_next_accel().  Adjust the logic that
cycles through the set of accelerators for testing.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 1b48d0abdf3b723f2d0f91172dcc9f89d50a92ce
      
https://github.com/qemu/qemu/commit/1b48d0abdf3b723f2d0f91172dcc9f89d50a92ce
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M migration/xbzrle.c

  Log Message:
  -----------
  migration/xbzrle: Shuffle function order

Place the CONFIG_AVX512BW_OPT block at the top,
which will aid function selection in the next patch.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Juan Quintela <quintela@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 7ba7db9fa101f59cd42cc8ead8a83b121a852943
      
https://github.com/qemu/qemu/commit/7ba7db9fa101f59cd42cc8ead8a83b121a852943
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M migration/ram.c
    M migration/xbzrle.c
    M migration/xbzrle.h
    M tests/bench/meson.build
    R tests/bench/xbzrle-bench.c
    M tests/unit/test-xbzrle.c

  Log Message:
  -----------
  migration/xbzrle: Use i386 host/cpuinfo.h

Perform the function selection once, and only if CONFIG_AVX512_OPT
is enabled.  Centralize the selection to xbzrle.c, instead of
spreading the init across 3 files.

Remove xbzrle-bench.c.  The benefit of being able to benchmark
the different implementations is less important than not peeking
into the internals of the implementation.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Juan Quintela <quintela@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: b5c0d842d6ea6456bdabfdff5ce853be296cf234
      
https://github.com/qemu/qemu/commit/b5c0d842d6ea6456bdabfdff5ce853be296cf234
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M migration/meson.build

  Log Message:
  -----------
  migration: Build migration_files once

The items in migration_files are built for libmigration and included
info softmmu_ss from there; no need to also include them directly.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Juan Quintela <quintela@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 0dd0c7fa2055d5f95413b510386753bb00d61202
      
https://github.com/qemu/qemu/commit/0dd0c7fa2055d5f95413b510386753bb00d61202
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    A host/include/aarch64/host/cpuinfo.h
    M tcg/aarch64/tcg-target.c.inc
    M tcg/aarch64/tcg-target.h
    A util/cpuinfo-aarch64.c
    M util/meson.build

  Log Message:
  -----------
  util: Add cpuinfo-aarch64.c

Move the code from tcg/.  The only use of these bits so far
is with respect to the atomicity of tcg operations.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 412db3d5b54ff4577f02aad7918c85d1b9ee7ab3
      
https://github.com/qemu/qemu/commit/412db3d5b54ff4577f02aad7918c85d1b9ee7ab3
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    A host/include/aarch64/host/atomic128-cas.h
    A host/include/generic/host/atomic128-cas.h
    M include/qemu/atomic128.h

  Log Message:
  -----------
  include/host: Split out atomic128-cas.h

Separates the aarch64-specific portion into its own file.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 154691335e242ca82a4de642d0737b4b972ec878
      
https://github.com/qemu/qemu/commit/154691335e242ca82a4de642d0737b4b972ec878
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    A host/include/aarch64/host/atomic128-ldst.h
    A host/include/generic/host/atomic128-ldst.h
    M include/qemu/atomic128.h

  Log Message:
  -----------
  include/host: Split out atomic128-ldst.h

Separates the aarch64-specific portion into its own file.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 87a8d12180c629221e14722271701372db708acc
      
https://github.com/qemu/qemu/commit/87a8d12180c629221e14722271701372db708acc
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M meson.build

  Log Message:
  -----------
  meson: Fix detect atomic128 support with optimization

Silly typo: sizeof(16) != 16.

Fixes: e61f1efeb730 ("meson: Detect atomic128 support with optimization")
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 333c813b06edffd26d1285f5352ae179c7033b0b
      
https://github.com/qemu/qemu/commit/333c813b06edffd26d1285f5352ae179c7033b0b
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M accel/tcg/ldst_atomicity.c.inc
    M host/include/generic/host/atomic128-cas.h
    M host/include/generic/host/atomic128-ldst.h
    M include/qemu/atomic128.h

  Log Message:
  -----------
  include/qemu: Move CONFIG_ATOMIC128_OPT handling to atomic128.h

Not only the routines in ldst_atomicity.c.inc need markup,
but also the ones in the headers.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 57b38ffd0c6f5f57adb59ab0419d057154b22d27
      
https://github.com/qemu/qemu/commit/57b38ffd0c6f5f57adb59ab0419d057154b22d27
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M target/ppc/cpu.h
    M target/ppc/helper.h
    M target/ppc/mem_helper.c
    M target/ppc/translate.c
    M target/ppc/translate/fixedpoint-impl.c.inc

  Log Message:
  -----------
  target/ppc: Use tcg_gen_qemu_{ld,st}_i128 for LQARX, LQ, STQ

No need to roll our own, as this is now provided by tcg.
This was the last use of retxl, so remove that too.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: d54a20b9dda55d3d1492e447680da80ebc05b76b
      
https://github.com/qemu/qemu/commit/d54a20b9dda55d3d1492e447680da80ebc05b76b
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M target/s390x/cpu.h
    M target/s390x/helper.h
    M target/s390x/tcg/insn-data.h.inc
    M target/s390x/tcg/mem_helper.c
    M target/s390x/tcg/translate.c

  Log Message:
  -----------
  target/s390x: Use tcg_gen_qemu_{ld,st}_i128 for LPQ, STPQ

No need to roll our own, as this is now provided by tcg.
This was the last use of retxl, so remove that too.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: David Hildenbrand <david@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 2b2b2ec18a0ff86eb3d9f78a40209192ef7cacb2
      
https://github.com/qemu/qemu/commit/2b2b2ec18a0ff86eb3d9f78a40209192ef7cacb2
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M accel/tcg/cputlb.c
    M accel/tcg/ldst_common.c.inc
    M accel/tcg/user-exec.c
    M include/exec/cpu_ldst.h
    M target/arm/tcg/m_helper.c
    M target/sparc/ldst_helper.c

  Log Message:
  -----------
  accel/tcg: Unify cpu_{ld,st}*_{be,le}_mmu

With the current structure of cputlb.c, there is no difference
between the little-endian and big-endian entry points, aside
from the assert.  Unify the pairs of functions.

The only use of the functions with explicit endianness was in
target/sparc64, and that was only to satisfy the assert: the
correct endianness is already built into memop.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 6db5a6e3ded716b4ea503f494543868922a586fb
      
https://github.com/qemu/qemu/commit/6db5a6e3ded716b4ea503f494543868922a586fb
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M target/s390x/tcg/mem_helper.c

  Log Message:
  -----------
  target/s390x: Use cpu_{ld,st}*_mmu in do_csst

Use cpu_ld16_mmu and cpu_st16_mmu to eliminate the special case,
and change all of the *_data_ra functions to match.

Note that we check the alignment of both compare and store
pointers at the top of the function, so MO_ALIGN* may be
safely removed from the individual memory operations.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: David Hildenbrand <david@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 61ec21a87488c955a053167fefc82f57a773b858
      
https://github.com/qemu/qemu/commit/61ec21a87488c955a053167fefc82f57a773b858
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M target/s390x/tcg/mem_helper.c

  Log Message:
  -----------
  target/s390x: Always use cpu_atomic_cmpxchgl_be_mmu in do_csst

Eliminate the CONFIG_USER_ONLY specialization.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: David Hildenbrand <david@redhat.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: c752d056204ab4d6cde02f561dc264cedda7bfc1
      
https://github.com/qemu/qemu/commit/c752d056204ab4d6cde02f561dc264cedda7bfc1
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M accel/tcg/atomic_common.c.inc
    M accel/tcg/atomic_template.h
    M include/exec/cpu_ldst.h

  Log Message:
  -----------
  accel/tcg: Remove cpu_atomic_{ld,st}o_*_mmu

Atomic load/store of 128-byte quantities is now handled
by cpu_{ld,st}16_mmu.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 9e5eee9b4f58ea117e994d1c37953dedf9e03b22
      
https://github.com/qemu/qemu/commit/9e5eee9b4f58ea117e994d1c37953dedf9e03b22
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M accel/tcg/atomic_template.h
    M accel/tcg/cputlb.c
    M accel/tcg/user-exec.c

  Log Message:
  -----------
  accel/tcg: Remove prot argument to atomic_mmu_lookup

Now that load/store are gone, we're always passing
PAGE_READ | PAGE_WRITE for RMW atomic operations.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 7505415267aa8f790f44620b6df051d720de273a
      
https://github.com/qemu/qemu/commit/7505415267aa8f790f44620b6df051d720de273a
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M accel/tcg/cputlb.c
    M accel/tcg/user-exec.c
    M host/include/aarch64/host/atomic128-cas.h
    M host/include/generic/host/atomic128-ldst.h

  Log Message:
  -----------
  accel/tcg: Eliminate #if on HAVE_ATOMIC128 and HAVE_CMPXCHG128

These symbols will shortly become dynamic runtime tests and
therefore not appropriate for the preprocessor.  Use the
matching CONFIG_* symbols for that purpose.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: b2bba02afe8892434c4ff5a6956f10521e474614
      
https://github.com/qemu/qemu/commit/b2bba02afe8892434c4ff5a6956f10521e474614
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M host/include/aarch64/host/atomic128-ldst.h
    M host/include/generic/host/atomic128-ldst.h
    M target/s390x/tcg/mem_helper.c

  Log Message:
  -----------
  qemu/atomic128: Split atomic16_read

Create both atomic16_read_ro and atomic16_read_rw.
Previously we pretended that we had atomic16_read in system mode,
because we "know" that all ram is always writable to the host.
Now, expose read-only and read-write versions all of the time.

For aarch64, do not fall back to __atomic_read_16 even if
supported by the compiler, to work around a clang bug.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: cc0fc48aebd1756709d72d0c29e3efcd80633ac3
      
https://github.com/qemu/qemu/commit/cc0fc48aebd1756709d72d0c29e3efcd80633ac3
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M accel/tcg/cputlb.c
    M accel/tcg/ldst_atomicity.c.inc

  Log Message:
  -----------
  accel/tcg: Correctly use atomic128.h in ldst_atomicity.c.inc

Remove the locally defined load_atomic16 and store_atomic16,
along with HAVE_al16 and HAVE_al16_fast in favor of the
routines defined in atomic128.h.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 0c7f0c00383e61f3ae7a9a97dc410ea707ecd35f
      
https://github.com/qemu/qemu/commit/0c7f0c00383e61f3ae7a9a97dc410ea707ecd35f
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M MAINTAINERS
    A include/tcg/debug-assert.h
    M include/tcg/tcg.h

  Log Message:
  -----------
  tcg: Split out tcg/debug-assert.h

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 5d2cc5d6e08aa814a7bae3bd073ca4bf80fc90dd
      
https://github.com/qemu/qemu/commit/5d2cc5d6e08aa814a7bae3bd073ca4bf80fc90dd
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M host/include/generic/host/atomic128-ldst.h

  Log Message:
  -----------
  qemu/atomic128: Improve cmpxchg fallback for atomic16_set

Use __sync_bool_compare_and_swap_16 to control the loop,
rather than a separate comparison.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 2d5d52e3efa41b09643c15aaa46892fbe61d7257
      
https://github.com/qemu/qemu/commit/2d5d52e3efa41b09643c15aaa46892fbe61d7257
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M host/include/aarch64/host/atomic128-ldst.h

  Log Message:
  -----------
  qemu/atomic128: Add runtime test for FEAT_LSE2

With FEAT_LSE2, load and store of int128 is directly supported.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: d52b1d43b575d1c21e22a8a5bfa2b111f89217e7
      
https://github.com/qemu/qemu/commit/d52b1d43b575d1c21e22a8a5bfa2b111f89217e7
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M accel/tcg/cpu-exec.c
    M accel/tcg/translate-all.c
    M accel/tcg/translator.c
    M include/exec/exec-all.h
    M target/sh4/translate.c
    M target/sparc/translate.c
    M tcg/tcg.c

  Log Message:
  -----------
  tcg: Remove DEBUG_DISAS

This had been set since the beginning, is never undefined,
and it would seem to be harmful to debugging to do so.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 30d56836f98c7ed2d309bff1dde8854f3d0b5634
      
https://github.com/qemu/qemu/commit/30d56836f98c7ed2d309bff1dde8854f3d0b5634
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M tcg/tcg.c

  Log Message:
  -----------
  tcg: Remove USE_TCG_OPTIMIZATIONS

This is always defined, and the optimization pass is
essential to producing reasonable code.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


  Commit: 01f0fbe7127b421baef0646bbed591a7fa5f55bd
      
https://github.com/qemu/qemu/commit/01f0fbe7127b421baef0646bbed591a7fa5f55bd
  Author: Richard Henderson <richard.henderson@linaro.org>
  Date:   2023-05-23 (Tue, 23 May 2023)

  Changed paths:
    M MAINTAINERS
    M accel/tcg/atomic_common.c.inc
    M accel/tcg/atomic_template.h
    M accel/tcg/cpu-exec.c
    M accel/tcg/cputlb.c
    M accel/tcg/ldst_atomicity.c.inc
    M accel/tcg/ldst_common.c.inc
    M accel/tcg/translate-all.c
    M accel/tcg/translator.c
    M accel/tcg/user-exec.c
    A host/include/aarch64/host/atomic128-cas.h
    A host/include/aarch64/host/atomic128-ldst.h
    A host/include/aarch64/host/cpuinfo.h
    A host/include/generic/host/atomic128-cas.h
    A host/include/generic/host/atomic128-ldst.h
    A host/include/generic/host/cpuinfo.h
    A host/include/i386/host/cpuinfo.h
    A host/include/x86_64/host/cpuinfo.h
    M include/exec/cpu_ldst.h
    M include/exec/exec-all.h
    M include/qemu/atomic128.h
    A include/tcg/debug-assert.h
    M include/tcg/tcg.h
    M meson.build
    M migration/meson.build
    M migration/ram.c
    M migration/xbzrle.c
    M migration/xbzrle.h
    M target/arm/tcg/m_helper.c
    M target/ppc/cpu.h
    M target/ppc/helper.h
    M target/ppc/mem_helper.c
    M target/ppc/translate.c
    M target/ppc/translate/fixedpoint-impl.c.inc
    M target/s390x/cpu.h
    M target/s390x/helper.h
    M target/s390x/tcg/insn-data.h.inc
    M target/s390x/tcg/mem_helper.c
    M target/s390x/tcg/translate.c
    M target/sh4/translate.c
    M target/sparc/ldst_helper.c
    M target/sparc/translate.c
    M tcg/aarch64/tcg-target.c.inc
    M tcg/aarch64/tcg-target.h
    M tcg/i386/tcg-target.c.inc
    M tcg/i386/tcg-target.h
    M tcg/tcg.c
    M tests/bench/meson.build
    R tests/bench/xbzrle-bench.c
    M tests/unit/test-xbzrle.c
    M util/bufferiszero.c
    A util/cpuinfo-aarch64.c
    A util/cpuinfo-i386.c
    M util/meson.build

  Log Message:
  -----------
  Merge tag 'pull-tcg-20230523' of https://gitlab.com/rth7680/qemu into staging

util: Host cpu detection for x86 and aa64
util: Use cpu detection for bufferiszero
migration: Use cpu detection for xbzrle
tcg: Replace and remove cpu_atomic_{ld,st}o*
host/include: Split qemu/atomic128.h
tcg: Remove DEBUG_DISAS
tcg: Remove USE_TCG_OPTIMIZATIONS

# -----BEGIN PGP SIGNATURE-----
#
# iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmRtUokdHHJpY2hhcmQu
# aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV/vyggAiz41Bb3Kxx5a/g0l
# nRHojkfDR7xNbI+4xOr8nnOkKROd5KIhSF1SCdCZJ/Xhxcb1BvMSYvA/p+voBcAb
# XTxhaFERWSWY3xUXqJBlgQ59o37MU0BjmJ0q48hkE9QiAlh1ArgHchGm9wIRyb4b
# mNEAV80kD9VkhqbHocFJU3tjUF/kNW2aqF1Lu8Sl2ivhBvGFWB0/W0Hd69r6HXJS
# DxYoL1C2ksFd3UM0pEdvnewXVKqrVDKN5SdoaP2hbysw2fsnBupuq9Sio5MObnCb
# l8p8FwTXRubQVKg9FiXjWVTv9LP5lGosG0uVHJJjktCw31kR22Q2C/tCc+cc0M4+
# qpPf+Q==
# =6+aJ
# -----END PGP SIGNATURE-----
# gpg: Signature made Tue 23 May 2023 04:55:53 PM PDT
# gpg:                using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
# gpg:                issuer "richard.henderson@linaro.org"
# gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>" 
[ultimate]

* tag 'pull-tcg-20230523' of https://gitlab.com/rth7680/qemu: (28 commits)
  tcg: Remove USE_TCG_OPTIMIZATIONS
  tcg: Remove DEBUG_DISAS
  qemu/atomic128: Add runtime test for FEAT_LSE2
  qemu/atomic128: Improve cmpxchg fallback for atomic16_set
  tcg: Split out tcg/debug-assert.h
  accel/tcg: Correctly use atomic128.h in ldst_atomicity.c.inc
  qemu/atomic128: Split atomic16_read
  accel/tcg: Eliminate #if on HAVE_ATOMIC128 and HAVE_CMPXCHG128
  accel/tcg: Remove prot argument to atomic_mmu_lookup
  accel/tcg: Remove cpu_atomic_{ld,st}o_*_mmu
  target/s390x: Always use cpu_atomic_cmpxchgl_be_mmu in do_csst
  target/s390x: Use cpu_{ld,st}*_mmu in do_csst
  accel/tcg: Unify cpu_{ld,st}*_{be,le}_mmu
  target/s390x: Use tcg_gen_qemu_{ld,st}_i128 for LPQ, STPQ
  target/ppc: Use tcg_gen_qemu_{ld,st}_i128 for LQARX, LQ, STQ
  include/qemu: Move CONFIG_ATOMIC128_OPT handling to atomic128.h
  meson: Fix detect atomic128 support with optimization
  include/host: Split out atomic128-ldst.h
  include/host: Split out atomic128-cas.h
  util: Add cpuinfo-aarch64.c
  ...

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>


Compare: https://github.com/qemu/qemu/compare/aa33508196f4...01f0fbe7127b
[Prev in Thread]
Current Thread
[Next in Thread]
[Qemu-commits] [qemu/qemu] 44fc71: util: Introduce host-specific cpuinfo.h, Richard Henderson <=
- [Qemu-commits] [qemu/qemu] 44fc71: util: Introduce host-specific cpuinfo.h, Richard Henderson, 2023/05/23
Prev by Date: [Qemu-commits] [qemu/qemu] 4b870d: hostmem-file: add offset option
Next by Date: [Qemu-commits] [qemu/qemu] 9f5592: qemu/atomic128: Add runtime test for FEAT_LSE2
Previous by thread: [Qemu-commits] [qemu/qemu] 4b870d: hostmem-file: add offset option
Next by thread: [Qemu-commits] [qemu/qemu] 44fc71: util: Introduce host-specific cpuinfo.h
Index(es):
- Date
- Thread