[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 25/81] target/arm: Implement SVE2 bitwise shift and insert
From: |
Richard Henderson |
Subject: |
[PATCH v3 25/81] target/arm: Implement SVE2 bitwise shift and insert |
Date: |
Fri, 18 Sep 2020 11:36:55 -0700 |
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/sve.decode | 5 +++++
target/arm/translate-sve.c | 10 ++++++++++
2 files changed, 15 insertions(+)
diff --git a/target/arm/sve.decode b/target/arm/sve.decode
index 7783e9f0d3..90a9d6552a 100644
--- a/target/arm/sve.decode
+++ b/target/arm/sve.decode
@@ -1261,3 +1261,8 @@ SSRA 01000101 .. 0 ..... 1110 00 ..... .....
@rd_rn_tszimm_shr
USRA 01000101 .. 0 ..... 1110 01 ..... ..... @rd_rn_tszimm_shr
SRSRA 01000101 .. 0 ..... 1110 10 ..... ..... @rd_rn_tszimm_shr
URSRA 01000101 .. 0 ..... 1110 11 ..... ..... @rd_rn_tszimm_shr
+
+## SVE2 bitwise shift and insert
+
+SRI 01000101 .. 0 ..... 11110 0 ..... ..... @rd_rn_tszimm_shr
+SLI 01000101 .. 0 ..... 11110 1 ..... ..... @rd_rn_tszimm_shl
diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c
index 312a47f4b9..33e575ce72 100644
--- a/target/arm/translate-sve.c
+++ b/target/arm/translate-sve.c
@@ -6438,3 +6438,13 @@ static bool trans_URSRA(DisasContext *s, arg_rri_esz *a)
{
return do_sve2_fn2i(s, a, gen_gvec_ursra);
}
+
+static bool trans_SRI(DisasContext *s, arg_rri_esz *a)
+{
+ return do_sve2_fn2i(s, a, gen_gvec_sri);
+}
+
+static bool trans_SLI(DisasContext *s, arg_rri_esz *a)
+{
+ return do_sve2_fn2i(s, a, gen_gvec_sli);
+}
--
2.25.1
- [PATCH v3 17/81] target/arm: Implement PMULLB and PMULLT, (continued)
- [PATCH v3 17/81] target/arm: Implement PMULLB and PMULLT, Richard Henderson, 2020/09/18
- [PATCH v3 15/81] target/arm: Implement SVE2 integer add/subtract wide, Richard Henderson, 2020/09/18
- [PATCH v3 18/81] target/arm: Implement SVE2 bitwise shift left long, Richard Henderson, 2020/09/18
- [PATCH v3 16/81] target/arm: Implement SVE2 integer multiply long, Richard Henderson, 2020/09/18
- [PATCH v3 19/81] target/arm: Implement SVE2 bitwise exclusive-or interleaved, Richard Henderson, 2020/09/18
- [PATCH v3 21/81] target/arm: Implement SVE2 complex integer add, Richard Henderson, 2020/09/18
- [PATCH v3 20/81] target/arm: Implement SVE2 bitwise permute, Richard Henderson, 2020/09/18
- [PATCH v3 22/81] target/arm: Implement SVE2 integer absolute difference and accumulate long, Richard Henderson, 2020/09/18
- [PATCH v3 23/81] target/arm: Implement SVE2 integer add/subtract long with carry, Richard Henderson, 2020/09/18
- [PATCH v3 24/81] target/arm: Implement SVE2 bitwise shift right and accumulate, Richard Henderson, 2020/09/18
- [PATCH v3 25/81] target/arm: Implement SVE2 bitwise shift and insert,
Richard Henderson <=
- [PATCH v3 26/81] target/arm: Implement SVE2 integer absolute difference and accumulate, Richard Henderson, 2020/09/18
- [PATCH v3 27/81] target/arm: Implement SVE2 saturating extract narrow, Richard Henderson, 2020/09/18
- [PATCH v3 28/81] target/arm: Implement SVE2 floating-point pairwise, Richard Henderson, 2020/09/18
- [PATCH v3 29/81] target/arm: Implement SVE2 SHRN, RSHRN, Richard Henderson, 2020/09/18
- [PATCH v3 30/81] target/arm: Implement SVE2 SQSHRUN, SQRSHRUN, Richard Henderson, 2020/09/18
- [PATCH v3 31/81] target/arm: Implement SVE2 UQSHRN, UQRSHRN, Richard Henderson, 2020/09/18
- [PATCH v3 33/81] target/arm: Implement SVE2 WHILEGT, WHILEGE, WHILEHI, WHILEHS, Richard Henderson, 2020/09/18
- [PATCH v3 32/81] target/arm: Implement SVE2 SQSHRN, SQRSHRN, Richard Henderson, 2020/09/18
- [PATCH v3 34/81] target/arm: Implement SVE2 WHILERW, WHILEWR, Richard Henderson, 2020/09/18
- [PATCH v3 35/81] target/arm: Implement SVE2 bitwise ternary operations, Richard Henderson, 2020/09/18