[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 028/114] target/arm: Use TRANS_FEAT for do_sve2_zpzz_ool
From: |
Richard Henderson |
Subject: |
[PATCH 028/114] target/arm: Use TRANS_FEAT for do_sve2_zpzz_ool |
Date: |
Fri, 27 May 2022 11:17:41 -0700 |
Convert SVE translation functions using do_sve2_zpzz_ool
to use TRANS_FEAT and gen_gvec_ool_arg_zpzz.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/translate-sve.c | 118 +++++++++++++------------------------
1 file changed, 40 insertions(+), 78 deletions(-)
diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c
index f8277eeb7c..0a69a1ef65 100644
--- a/target/arm/translate-sve.c
+++ b/target/arm/translate-sve.c
@@ -804,8 +804,6 @@ static bool trans_SEL_zpzz(DisasContext *s, arg_rprr_esz *a)
return true;
}
-#undef DO_ZPZZ
-
/*
*** SVE Integer Arithmetic - Unary Predicated Group
*/
@@ -6471,40 +6469,19 @@ TRANS_FEAT(SQRDMULH_zzz, aa64_sve2,
gen_gvec_ool_arg_zzz,
* SVE2 Integer - Predicated
*/
-static bool do_sve2_zpzz_ool(DisasContext *s, arg_rprr_esz *a,
- gen_helper_gvec_4 *fn)
-{
- if (!dc_isar_feature(aa64_sve2, s)) {
- return false;
- }
- return gen_gvec_ool_arg_zpzz(s, fn, a, 0);
-}
+static gen_helper_gvec_4 * const sadlp_fns[4] = {
+ NULL, gen_helper_sve2_sadalp_zpzz_h,
+ gen_helper_sve2_sadalp_zpzz_s, gen_helper_sve2_sadalp_zpzz_d,
+};
+TRANS_FEAT(SADALP_zpzz, aa64_sve2, gen_gvec_ool_arg_zpzz,
+ sadlp_fns[a->esz], a, 0)
-static bool trans_SADALP_zpzz(DisasContext *s, arg_rprr_esz *a)
-{
- static gen_helper_gvec_4 * const fns[3] = {
- gen_helper_sve2_sadalp_zpzz_h,
- gen_helper_sve2_sadalp_zpzz_s,
- gen_helper_sve2_sadalp_zpzz_d,
- };
- if (a->esz == 0) {
- return false;
- }
- return do_sve2_zpzz_ool(s, a, fns[a->esz - 1]);
-}
-
-static bool trans_UADALP_zpzz(DisasContext *s, arg_rprr_esz *a)
-{
- static gen_helper_gvec_4 * const fns[3] = {
- gen_helper_sve2_uadalp_zpzz_h,
- gen_helper_sve2_uadalp_zpzz_s,
- gen_helper_sve2_uadalp_zpzz_d,
- };
- if (a->esz == 0) {
- return false;
- }
- return do_sve2_zpzz_ool(s, a, fns[a->esz - 1]);
-}
+static gen_helper_gvec_4 * const uadlp_fns[4] = {
+ NULL, gen_helper_sve2_uadalp_zpzz_h,
+ gen_helper_sve2_uadalp_zpzz_s, gen_helper_sve2_uadalp_zpzz_d,
+};
+TRANS_FEAT(UADALP_zpzz, aa64_sve2, gen_gvec_ool_arg_zpzz,
+ uadlp_fns[a->esz], a, 0)
/*
* SVE2 integer unary operations (predicated)
@@ -6528,44 +6505,34 @@ static gen_helper_gvec_3 * const sqneg_fns[4] = {
};
TRANS_FEAT(SQNEG, aa64_sve2, gen_gvec_ool_arg_zpz, sqneg_fns[a->esz], a, 0)
-#define DO_SVE2_ZPZZ(NAME, name) \
-static bool trans_##NAME(DisasContext *s, arg_rprr_esz *a) \
-{ \
- static gen_helper_gvec_4 * const fns[4] = { \
- gen_helper_sve2_##name##_zpzz_b, gen_helper_sve2_##name##_zpzz_h, \
- gen_helper_sve2_##name##_zpzz_s, gen_helper_sve2_##name##_zpzz_d, \
- }; \
- return do_sve2_zpzz_ool(s, a, fns[a->esz]); \
-}
+DO_ZPZZ(SQSHL, aa64_sve2, sve2_sqshl)
+DO_ZPZZ(SQRSHL, aa64_sve2, sve2_sqrshl)
+DO_ZPZZ(SRSHL, aa64_sve2, sve2_srshl)
-DO_SVE2_ZPZZ(SQSHL, sqshl)
-DO_SVE2_ZPZZ(SQRSHL, sqrshl)
-DO_SVE2_ZPZZ(SRSHL, srshl)
+DO_ZPZZ(UQSHL, aa64_sve2, sve2_uqshl)
+DO_ZPZZ(UQRSHL, aa64_sve2, sve2_uqrshl)
+DO_ZPZZ(URSHL, aa64_sve2, sve2_urshl)
-DO_SVE2_ZPZZ(UQSHL, uqshl)
-DO_SVE2_ZPZZ(UQRSHL, uqrshl)
-DO_SVE2_ZPZZ(URSHL, urshl)
+DO_ZPZZ(SHADD, aa64_sve2, sve2_shadd)
+DO_ZPZZ(SRHADD, aa64_sve2, sve2_srhadd)
+DO_ZPZZ(SHSUB, aa64_sve2, sve2_shsub)
-DO_SVE2_ZPZZ(SHADD, shadd)
-DO_SVE2_ZPZZ(SRHADD, srhadd)
-DO_SVE2_ZPZZ(SHSUB, shsub)
+DO_ZPZZ(UHADD, aa64_sve2, sve2_uhadd)
+DO_ZPZZ(URHADD, aa64_sve2, sve2_urhadd)
+DO_ZPZZ(UHSUB, aa64_sve2, sve2_uhsub)
-DO_SVE2_ZPZZ(UHADD, uhadd)
-DO_SVE2_ZPZZ(URHADD, urhadd)
-DO_SVE2_ZPZZ(UHSUB, uhsub)
+DO_ZPZZ(ADDP, aa64_sve2, sve2_addp)
+DO_ZPZZ(SMAXP, aa64_sve2, sve2_smaxp)
+DO_ZPZZ(UMAXP, aa64_sve2, sve2_umaxp)
+DO_ZPZZ(SMINP, aa64_sve2, sve2_sminp)
+DO_ZPZZ(UMINP, aa64_sve2, sve2_uminp)
-DO_SVE2_ZPZZ(ADDP, addp)
-DO_SVE2_ZPZZ(SMAXP, smaxp)
-DO_SVE2_ZPZZ(UMAXP, umaxp)
-DO_SVE2_ZPZZ(SMINP, sminp)
-DO_SVE2_ZPZZ(UMINP, uminp)
-
-DO_SVE2_ZPZZ(SQADD_zpzz, sqadd)
-DO_SVE2_ZPZZ(UQADD_zpzz, uqadd)
-DO_SVE2_ZPZZ(SQSUB_zpzz, sqsub)
-DO_SVE2_ZPZZ(UQSUB_zpzz, uqsub)
-DO_SVE2_ZPZZ(SUQADD, suqadd)
-DO_SVE2_ZPZZ(USQADD, usqadd)
+DO_ZPZZ(SQADD_zpzz, aa64_sve2, sve2_sqadd)
+DO_ZPZZ(UQADD_zpzz, aa64_sve2, sve2_uqadd)
+DO_ZPZZ(SQSUB_zpzz, aa64_sve2, sve2_sqsub)
+DO_ZPZZ(UQSUB_zpzz, aa64_sve2, sve2_uqsub)
+DO_ZPZZ(SUQADD, aa64_sve2, sve2_suqadd)
+DO_ZPZZ(USQADD, aa64_sve2, sve2_usqadd)
/*
* SVE2 Widening Integer Arithmetic
@@ -7735,16 +7702,11 @@ static bool trans_##NAME(DisasContext *s, arg_rprr_esz
*a) \
DO_SVE2_PPZZ_MATCH(MATCH, match)
DO_SVE2_PPZZ_MATCH(NMATCH, nmatch)
-static bool trans_HISTCNT(DisasContext *s, arg_rprr_esz *a)
-{
- static gen_helper_gvec_4 * const fns[2] = {
- gen_helper_sve2_histcnt_s, gen_helper_sve2_histcnt_d
- };
- if (a->esz < 2) {
- return false;
- }
- return do_sve2_zpzz_ool(s, a, fns[a->esz - 2]);
-}
+static gen_helper_gvec_4 * const histcnt_fns[4] = {
+ NULL, NULL, gen_helper_sve2_histcnt_s, gen_helper_sve2_histcnt_d
+};
+TRANS_FEAT(HISTCNT, aa64_sve2, gen_gvec_ool_arg_zpzz,
+ histcnt_fns[a->esz], a, 0)
TRANS_FEAT(HISTSEG, aa64_sve2, gen_gvec_ool_arg_zzz,
a->esz == 0 ? gen_helper_sve2_histseg : NULL, a, 0)
--
2.34.1
- [PATCH 015/114] target/arm: Use TRANS_FEAT for do_sve2_zzz_data, (continued)
- [PATCH 015/114] target/arm: Use TRANS_FEAT for do_sve2_zzz_data, Richard Henderson, 2022/05/27
- [PATCH 021/114] target/arm: Use TRANS_FEAT for gen_gvec_ool_arg_zpz, Richard Henderson, 2022/05/27
- [PATCH 020/114] target/arm: Introduce gen_gvec_ool_arg_zpz, Richard Henderson, 2022/05/27
- [PATCH 022/114] target/arm: Use TRANS_FEAT for do_sve2_zpz_data, Richard Henderson, 2022/05/27
- [PATCH 019/114] target/arm: Move null function and sve check into gen_gvec_ool_zzp, Richard Henderson, 2022/05/27
- [PATCH 023/114] target/arm: Rename do_zpzi_ool to gen_gvec_ool_arg_zpzi, Richard Henderson, 2022/05/27
- [PATCH 024/114] target/arm: Use TRANS_FEAT for gen_gvec_ool_arg_zpzi, Richard Henderson, 2022/05/27
- [PATCH 025/114] target/arm: Move null function and sve check into gen_gvec_ool_zzzp, Richard Henderson, 2022/05/27
- [PATCH 026/114] target/arm: Introduce gen_gvec_ool_arg_zpzz, Richard Henderson, 2022/05/27
- [PATCH 027/114] target/arm: Use TRANS_FEAT for gen_gvec_ool_arg_zpzz, Richard Henderson, 2022/05/27
- [PATCH 028/114] target/arm: Use TRANS_FEAT for do_sve2_zpzz_ool,
Richard Henderson <=
- [PATCH 029/114] target/arm: Merge gen_gvec_fn_zz into do_mov_z, Richard Henderson, 2022/05/27
- [PATCH 030/114] target/arm: Move null function and sve check into gen_gvec_fn_zzz, Richard Henderson, 2022/05/27
- [PATCH 032/114] target/arm: More use of gen_gvec_fn_arg_zzz, Richard Henderson, 2022/05/27
- [PATCH 035/114] target/arm: Use TRANS_FEAT for RAX1, Richard Henderson, 2022/05/27
- [PATCH 031/114] target/arm: Rename do_zzz_fn to gen_gvec_fn_arg_zzz, Richard Henderson, 2022/05/27
- [PATCH 038/114] target/arm: Introduce gen_gvec_fn_zzi, Richard Henderson, 2022/05/27
- [PATCH 033/114] target/arm: Use TRANS_FEAT for gen_gvec_fn_arg_zzz, Richard Henderson, 2022/05/27
- [PATCH 034/114] target/arm: Use TRANS_FEAT for do_sve2_fn_zzz, Richard Henderson, 2022/05/27
- [PATCH 036/114] target/arm: Introduce gen_gvec_fn_arg_zzzz, Richard Henderson, 2022/05/27
- [PATCH 037/114] target/arm: Use TRANS_FEAT for do_sve2_zzzz_fn, Richard Henderson, 2022/05/27