qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] target/mips: Fix WatchHi.M handling


From: Philippe Mathieu-Daudé
Subject: Re: [PATCH] target/mips: Fix WatchHi.M handling
Date: Tue, 31 May 2022 11:03:50 +0200
User-agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:91.0) Gecko/20100101 Thunderbird/91.9.1

On 11/5/22 23:29, Philippe Mathieu-Daudé wrote:
From: Marcin Nowakowski <marcin.nowakowski@fungible.com>

bit 31 (M) of WatchHiN register is a read-only register indicating
whether the next WatchHi register is present. It must not be reset
during user writes to the register.

Signed-off-by: Marcin Nowakowski <marcin.nowakowski@fungible.com>
Reviewed-by: David Daney <david.daney@fungible.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@fungible.com>
---
  target/mips/cpu.c                   | 2 +-
  target/mips/cpu.h                   | 1 +
  target/mips/tcg/sysemu/cp0_helper.c | 3 ++-
  3 files changed, 4 insertions(+), 2 deletions(-)

Queued to mips-next, thanks.



reply via email to

[Prev in Thread] Current Thread [Next in Thread]