qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 00/24] ppc: QOM'ify 405 board


From: Daniel Henrique Barboza
Subject: Re: [PATCH v4 00/24] ppc: QOM'ify 405 board
Date: Thu, 11 Aug 2022 05:24:34 -0300
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.10.0

Cedric,

I pushed patches 1-7 to gitlab.com/danielhb/qemu/tree/ppc-7.2. This
way you have 7 less patches to worry about for the next versions.


Thanks,

Daniel


On 8/9/22 12:38, Cédric Le Goater wrote:
Hello,

Here is large series QOM'ifying the PPC405 board. It introduces a new
generic machine and SoC models, converts the current device models to
QOM and populates the SoC. The process is quite mechanical without too
much issues to handle. The noisy part is the initial patch introducing
the SoC realize routine.

Thanks,

C.

Changes in v4 :

  - Attempt to QOM'ify SDRAM controller, with 2 initialized banks at
    the SoC level
  - Report errors to the user for invalid RAM config
  - Moved CPU reset in PPC405 model
  - user_creatable comments
  - Renamed FPGA device model
  - Various small cleanups

Changes in v3 :

  - New device model Ppc4xxDcrDeviceState
  - Removal of ppc4xx_mal_init(), ppc4xx_plb_init() and ppc405_ebc_init()
  - Fixes for some reset issues
  - Kept 2 RAM banks at the Soc level but only one is initialized.
  - Moved SRAM under the machine. It's not part of the SoC according
    to the 405 specs

Changes in v2 :

  - docs/about/removed-features.rst update
  - Fix compile breakage (uic)
  - Fix CPU reset, which breaking u-boot boot
  - Changed prefix of memory regions to "ppc405"
  - Reduced the number of RAM banks to 1. Second was a dummy one to
    please ppc405ep_init()

Cédric Le Goater (24):
   ppc/ppc405: Remove taihu machine
   ppc/ppc405: Introduce a PPC405 generic machine
   ppc/ppc405: Move devices under the ref405ep machine
   ppc/ppc405: Move SRAM under the ref405ep machine
   ppc/ppc405: Introduce a PPC405 SoC
   ppc/ppc405: Start QOMification of the SoC
   ppc/ppc405: QOM'ify CPU
   ppc/ppc4xx: Introduce a DCR device model
   ppc/ppc405: QOM'ify CPC
   ppc/ppc405: QOM'ify GPT
   ppc/ppc405: QOM'ify OCM
   ppc/ppc405: QOM'ify GPIO
   ppc/ppc405: QOM'ify DMA
   ppc/ppc405: QOM'ify EBC
   ppc/ppc405: QOM'ify OPBA
   ppc/ppc405: QOM'ify POB
   ppc/ppc405: QOM'ify PLB
   ppc/ppc405: QOM'ify MAL
   ppc/ppc405: QOM'ify FPGA
   ppc/ppc405: Use an embedded PPCUIC model in SoC state
   ppc/ppc405: Use an explicit I2C object
   ppc/ppc4xx: Fix sdram trace events
   ppc/ppc405: QOM'ify SDRAM
   ppc/ppc405: Add check on minimum RAM size

  docs/about/deprecated.rst       |   9 -
  docs/about/removed-features.rst |   6 +
  docs/system/ppc/embedded.rst    |   1 -
  hw/ppc/ppc405.h                 | 196 +++++++-
  include/hw/ppc/ppc4xx.h         |  82 ++-
  hw/ppc/ppc405_boards.c          | 381 ++++----------
  hw/ppc/ppc405_uc.c              | 859 +++++++++++++++++---------------
  hw/ppc/ppc4xx_devs.c            | 326 +++++++-----
  hw/ppc/sam460ex.c               |  24 +-
  MAINTAINERS                     |   2 +-
  hw/ppc/trace-events             |   3 -
  11 files changed, 1042 insertions(+), 847 deletions(-)




reply via email to

[Prev in Thread] Current Thread [Next in Thread]