[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 12/14] target/ppc: 405: Instruction storage interrupt cleanup
From: |
Fabiano Rosas |
Subject: |
[PATCH v2 12/14] target/ppc: 405: Instruction storage interrupt cleanup |
Date: |
Tue, 18 Jan 2022 15:44:46 -0300 |
The 405 ISI does not set SRR1 with any exception syndrome bits, only a
clean copy of the MSR.
Signed-off-by: Fabiano Rosas <farosas@linux.ibm.com>
---
target/ppc/excp_helper.c | 1 -
1 file changed, 1 deletion(-)
diff --git a/target/ppc/excp_helper.c b/target/ppc/excp_helper.c
index e4e513322c..13674a102f 100644
--- a/target/ppc/excp_helper.c
+++ b/target/ppc/excp_helper.c
@@ -715,7 +715,6 @@ static inline void powerpc_excp_legacy(PowerPCCPU *cpu, int
excp)
break;
case POWERPC_EXCP_ISI: /* Instruction storage exception */
trace_ppc_excp_isi(msr, env->nip);
- msr |= env->error_code;
break;
case POWERPC_EXCP_EXTERNAL: /* External input */
{
--
2.33.1
Re: [PATCH v2 00/14] target/ppc: powerpc_excp improvements [40x] (3/n), Cédric Le Goater, 2022/01/20