qemu-ppc
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] MAINTAINERS: Add unvalued folders in tests/tcg/ to the right


From: Cédric Le Goater
Subject: Re: [PATCH] MAINTAINERS: Add unvalued folders in tests/tcg/ to the right sections
Date: Wed, 18 Oct 2023 08:35:00 +0200
User-agent: Mozilla Thunderbird

On 10/18/23 08:24, Thomas Huth wrote:
Some subfolders in tests/tcg/ are already listed in the MAINTAINERS
file, some others aren't listed yet. Add the missing ones now to the
MAINTAINERS file, too, to make sure that get_maintainers.pl reports
the correct maintainer.

Signed-off-by: Thomas Huth <thuth@redhat.com>


Reviewed-by: Cédric Le Goater <clg@kaod.org>

Thanks,

C.


---
  MAINTAINERS | 6 ++++++
  1 file changed, 6 insertions(+)

diff --git a/MAINTAINERS b/MAINTAINERS
index b3599746c4..b80124f60f 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -257,6 +257,7 @@ M: Richard Henderson <richard.henderson@linaro.org>
  S: Maintained
  F: target/hppa/
  F: disas/hppa.c
+F: tests/tcg/hppa/
LoongArch TCG CPUs
  M: Song Gao <gaosong@loongson.cn>
@@ -270,6 +271,7 @@ M: Laurent Vivier <laurent@vivier.eu>
  S: Maintained
  F: target/m68k/
  F: disas/m68k.c
+F: tests/tcg/m68k/
MicroBlaze TCG CPUs
  M: Edgar E. Iglesias <edgar.iglesias@gmail.com>
@@ -327,6 +329,7 @@ F: hw/ppc/trace*
  F: configs/devices/ppc*
  F: docs/system/ppc/embedded.rst
  F: docs/system/target-ppc.rst
+F: tests/tcg/ppc*/*
RISC-V TCG CPUs
  M: Palmer Dabbelt <palmer@dabbelt.com>
@@ -345,6 +348,7 @@ F: hw/intc/riscv*
  F: include/hw/riscv/
  F: linux-user/host/riscv32/
  F: linux-user/host/riscv64/
+F: tests/tcg/riscv64/
RISC-V XThead* extensions
  M: Christoph Muellner <christoph.muellner@vrull.eu>
@@ -386,6 +390,7 @@ F: target/sh4/
  F: hw/sh4/
  F: disas/sh4.c
  F: include/hw/sh4/
+F: tests/tcg/sh4/
SPARC TCG CPUs
  M: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
@@ -396,6 +401,7 @@ F: hw/sparc/
  F: hw/sparc64/
  F: include/hw/sparc/sparc64.h
  F: disas/sparc.c
+F: tests/tcg/sparc64/
X86 TCG CPUs
  M: Paolo Bonzini <pbonzini@redhat.com>




reply via email to

[Prev in Thread] Current Thread [Next in Thread]