qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 14/16] target/riscv: csr: Remove compile time XLEN checks


From: Bin Meng
Subject: Re: [PATCH v4 14/16] target/riscv: csr: Remove compile time XLEN checks
Date: Thu, 17 Dec 2020 14:37:24 +0800

On Thu, Dec 17, 2020 at 2:23 AM Alistair Francis
<alistair.francis@wdc.com> wrote:
>
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> Reviewed-by: Bin Meng <bin.meng@windriver.com>
> Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
> Acked-by: Palmer Dabbelt <palmerdabbelt@google.com>
> ---
>  target/riscv/cpu_bits.h |   4 +-
>  target/riscv/csr.c      | 176 +++++++++++++++++++++-------------------
>  2 files changed, 92 insertions(+), 88 deletions(-)
>

Tested-by: Bin Meng <bin.meng@windriver.com>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]