qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [RFC v3 09/16] target/riscv: rvb: single-bit instructions


From: Richard Henderson
Subject: Re: [RFC v3 09/16] target/riscv: rvb: single-bit instructions
Date: Mon, 11 Jan 2021 18:56:00 -1000
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0

On 1/11/21 4:19 PM, frank.chang@sifive.com wrote:
> From: Kito Cheng <kito.cheng@sifive.com>
> 
> Signed-off-by: Kito Cheng <kito.cheng@sifive.com>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
> ---
>  target/riscv/insn32-64.decode           |  8 +++
>  target/riscv/insn32.decode              |  9 +++
>  target/riscv/insn_trans/trans_rvb.c.inc | 90 +++++++++++++++++++++++++
>  target/riscv/translate.c                | 61 +++++++++++++++++
>  4 files changed, 168 insertions(+)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]