Re: [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR pre

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR pre

From:	Richard Henderson
Subject:	Re: [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR predicates
Date:	Fri, 2 Apr 2021 10:14:06 -0700
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.7.1

On 4/1/21 8:17 AM, Alistair Francis wrote:

Signed-off-by: Alistair Francis<alistair.francis@wdc.com>
---
  target/riscv/cpu.h |  3 +-
  target/riscv/csr.c | 80 +++++++++++++++++++++++++---------------------
  2 files changed, 46 insertions(+), 37 deletions(-)


Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v2 0/5] RISC-V: Convert the CSR access functions to use, Alistair Francis, 2021/04/01
- [PATCH v2 3/5] target/riscv: Fix 32-bit HS mode access permissions, Alistair Francis, 2021/04/01
  - Re: [PATCH v2 3/5] target/riscv: Fix 32-bit HS mode access permissions, Richard Henderson, 2021/04/02
  - Re: [PATCH v2 3/5] target/riscv: Fix 32-bit HS mode access permissions, Bin Meng, 2021/04/06
- [PATCH v2 1/5] target/riscv: Convert the RISC-V exceptions to an enum, Alistair Francis, 2021/04/01
  - Re: [PATCH v2 1/5] target/riscv: Convert the RISC-V exceptions to an enum, Richard Henderson, 2021/04/02
- [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR predicates, Alistair Francis, 2021/04/01
  - Re: [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR predicates, Richard Henderson <=
  - Re: [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR predicates, Bin Meng, 2021/04/06
- [PATCH v2 4/5] target/riscv: Use the RISCVException enum for CSR operations, Alistair Francis, 2021/04/01
  - Re: [PATCH v2 4/5] target/riscv: Use the RISCVException enum for CSR operations, Richard Henderson, 2021/04/02
  - Re: [PATCH v2 4/5] target/riscv: Use the RISCVException enum for CSR operations, Bin Meng, 2021/04/06
- [PATCH v2 5/5] target/riscv: Use RISCVException enum for CSR access, Alistair Francis, 2021/04/01
  - Re: [PATCH v2 5/5] target/riscv: Use RISCVException enum for CSR access, Richard Henderson, 2021/04/02
  - Re: [PATCH v2 5/5] target/riscv: Use RISCVException enum for CSR access, Bin Meng, 2021/04/06
- Re: [PATCH v2 0/5] RISC-V: Convert the CSR access functions to use, Alistair Francis, 2021/04/07

Prev by Date: Re: [PATCH v2 1/5] target/riscv: Convert the RISC-V exceptions to an enum
Next by Date: Re: [PATCH v2 3/5] target/riscv: Fix 32-bit HS mode access permissions
Previous by thread: [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR predicates
Next by thread: Re: [PATCH v2 2/5] target/riscv: Use the RISCVException enum for CSR predicates
Index(es):
- Date
- Thread