qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v1 4/8] target/riscv: Add ePMP CSR access functions


From: Bin Meng
Subject: Re: [PATCH v1 4/8] target/riscv: Add ePMP CSR access functions
Date: Thu, 8 Apr 2021 20:57:21 +0800

On Fri, Apr 2, 2021 at 8:50 PM Alistair Francis
<alistair.francis@wdc.com> wrote:
>
> From: Hou Weiying <weiying_hou@outlook.com>
>
> Signed-off-by: Hongzheng-Li <Ethan.Lee.QNL@gmail.com>
> Signed-off-by: Hou Weiying <weiying_hou@outlook.com>
> Signed-off-by: Myriad-Dreamin <camiyoru@gmail.com>
> Message-Id: 
> <SG2PR02MB26348FDC30678B3177B5CF3893450@SG2PR02MB2634.apcprd02.prod.outlook.com>
> [ Changes by AF:
>  - Rebase on master
>  - Fix build errors
>  - Fix some style issues
> ]
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> ---
>  target/riscv/cpu.h        |  1 +
>  target/riscv/pmp.h        | 14 ++++++++++++++
>  target/riscv/csr.c        | 22 ++++++++++++++++++++++
>  target/riscv/pmp.c        | 34 ++++++++++++++++++++++++++++++++++
>  target/riscv/trace-events |  3 +++
>  5 files changed, 74 insertions(+)
>

Reviewed-by: Bin Meng <bmeng.cn@gmail.com>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]