qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Fix exception index on instruction access fault


From: Emmanuel Blot
Subject: Fix exception index on instruction access fault
Date: Tue, 13 Apr 2021 18:20:02 +0200

This patch addresses an issue with the wrong RISCV exception handler being 
called
when the guest code performs an instruction fetch from an invalid address.

 cpu_helper.c |    4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

Signed-off-by: Emmanuel Blot <emmanuel.blot@sifive.com>




reply via email to

[Prev in Thread] Current Thread [Next in Thread]