[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v5 04/17] target/riscv: rvb: logic-with-negate
|
From: |
Alistair Francis |
|
Subject: |
Re: [PATCH v5 04/17] target/riscv: rvb: logic-with-negate |
|
Date: |
Tue, 27 Apr 2021 16:04:28 +1000 |
On Wed, Apr 21, 2021 at 2:17 PM <frank.chang@sifive.com> wrote:
>
> From: Kito Cheng <kito.cheng@sifive.com>
>
> Signed-off-by: Kito Cheng <kito.cheng@sifive.com>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> target/riscv/insn32.decode | 4 ++++
> target/riscv/insn_trans/trans_rvb.c.inc | 18 ++++++++++++++++++
> 2 files changed, 22 insertions(+)
>
> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> index 0e321da37f4..d0b3f109b4e 100644
> --- a/target/riscv/insn32.decode
> +++ b/target/riscv/insn32.decode
> @@ -598,3 +598,7 @@ vsetvl 1000000 ..... ..... 111 ..... 1010111 @r
> clz 011000 000000 ..... 001 ..... 0010011 @r2
> ctz 011000 000001 ..... 001 ..... 0010011 @r2
> cpop 011000 000010 ..... 001 ..... 0010011 @r2
> +
> +andn 0100000 .......... 111 ..... 0110011 @r
> +orn 0100000 .......... 110 ..... 0110011 @r
> +xnor 0100000 .......... 100 ..... 0110011 @r
> diff --git a/target/riscv/insn_trans/trans_rvb.c.inc
> b/target/riscv/insn_trans/trans_rvb.c.inc
> index dbbd94e1015..73c4693a263 100644
> --- a/target/riscv/insn_trans/trans_rvb.c.inc
> +++ b/target/riscv/insn_trans/trans_rvb.c.inc
> @@ -35,6 +35,24 @@ static bool trans_cpop(DisasContext *ctx, arg_cpop *a)
> return gen_unary(ctx, a, tcg_gen_ctpop_tl);
> }
>
> +static bool trans_andn(DisasContext *ctx, arg_andn *a)
> +{
> + REQUIRE_EXT(ctx, RVB);
> + return gen_arith(ctx, a, tcg_gen_andc_tl);
> +}
> +
> +static bool trans_orn(DisasContext *ctx, arg_orn *a)
> +{
> + REQUIRE_EXT(ctx, RVB);
> + return gen_arith(ctx, a, tcg_gen_orc_tl);
> +}
> +
> +static bool trans_xnor(DisasContext *ctx, arg_xnor *a)
> +{
> + REQUIRE_EXT(ctx, RVB);
> + return gen_arith(ctx, a, tcg_gen_eqv_tl);
> +}
> +
> /* RV64-only instructions */
> #ifdef TARGET_RISCV64
>
> --
> 2.17.1
>
>
- [PATCH v5 00/17] support subsets of bitmanip extension, frank . chang, 2021/04/21
- [PATCH v5 01/17] target/riscv: reformat @sh format encoding for B-extension, frank . chang, 2021/04/21
- [PATCH v5 02/17] target/riscv: rvb: count leading/trailing zeros, frank . chang, 2021/04/21
- [PATCH v5 03/17] target/riscv: rvb: count bits set, frank . chang, 2021/04/21
- [PATCH v5 04/17] target/riscv: rvb: logic-with-negate, frank . chang, 2021/04/21
- Re: [PATCH v5 04/17] target/riscv: rvb: logic-with-negate,
Alistair Francis <=
- [PATCH v5 05/17] target/riscv: rvb: pack two words into one register, frank . chang, 2021/04/21
- [PATCH v5 06/17] target/riscv: rvb: min/max instructions, frank . chang, 2021/04/21
- [PATCH v5 07/17] target/riscv: rvb: sign-extend instructions, frank . chang, 2021/04/21
- [PATCH v5 08/17] target/riscv: add gen_shifti() and gen_shiftiw() helper functions, frank . chang, 2021/04/21
- [PATCH v5 09/17] target/riscv: rvb: single-bit instructions, frank . chang, 2021/04/21
- [PATCH v5 10/17] target/riscv: rvb: shift ones, frank . chang, 2021/04/21
- [PATCH v5 11/17] target/riscv: rvb: rotate (left/right), frank . chang, 2021/04/21