qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] target/riscv: line up all of the registers in the info regis


From: Alistair Francis
Subject: Re: [PATCH] target/riscv: line up all of the registers in the info register dump
Date: Tue, 12 Oct 2021 17:39:15 +1000

On Sat, Oct 9, 2021 at 3:51 PM Travis Geiselbrecht <travisg@gmail.com> wrote:
>
> Ensure the columns for all of the register names and values line up.
> No functional change, just a minor tweak to the output.
>
> Signed-off-by: Travis Geiselbrecht <travisg@gmail.com>

Thanks!

Applied to riscv-to-apply.next

Alistair



reply via email to

[Prev in Thread] Current Thread [Next in Thread]