Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store

From:	Richard Henderson
Subject:	Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store
Date:	Thu, 21 Oct 2021 16:28:15 -0700
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 10/21/21 3:31 PM, Alistair Francis wrote:

On Fri, Oct 22, 2021 at 2:30 AM <frank.chang@sifive.com> wrote:


From: Kito Cheng <kito.cheng@sifive.com>

Signed-off-by: Kito Cheng <kito.cheng@sifive.com>
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>


It doesn't look like this made it through to the list. I only see v3
on patchew: 
20211016090742.3034669-1-frank.chang@sifive.com/">https://patchew.org/QEMU/20211016090742.3034669-1-frank.chang@sifive.com/


It's just the cover-letter that got lost.

20211021162956.2772656-2-frank.chang@sifive.com/">https://lore.kernel.org/qemu-devel/20211021162956.2772656-2-frank.chang@sifive.com/

Can you rebase this on
https://github.com/alistair23/qemu/tree/riscv-to-apply.next when you
re-send it?


But a rebase is probably required anyway.


r~

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v5 0/8] target/riscv: support Zfh, Zfhmin extension v0.1, frank . chang, 2021/10/21
- [PATCH v5 1/8] target/riscv: zfh: half-precision load and store, frank . chang, 2021/10/21
  - Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store, Alistair Francis, 2021/10/21
  - Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store, Alistair Francis, 2021/10/21
    - Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store, Richard Henderson <=
    - Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store, Frank Chang, 2021/10/21
- [PATCH v5 2/8] target/riscv: zfh: half-precision computational, frank . chang, 2021/10/21
- [PATCH v5 3/8] target/riscv: zfh: half-precision convert and move, frank . chang, 2021/10/21
- [PATCH v5 4/8] target/riscv: zfh: half-precision floating-point compare, frank . chang, 2021/10/21
- [PATCH v5 6/8] target/riscv: zfh: add Zfh cpu property, frank . chang, 2021/10/21
- [PATCH v5 8/8] target/riscv: zfh: add Zfhmin cpu property, frank . chang, 2021/10/21
- [PATCH v5 7/8] target/riscv: zfh: implement zfhmin extension, frank . chang, 2021/10/21
- [PATCH v5 5/8] target/riscv: zfh: half-precision floating-point classify, frank . chang, 2021/10/21

Prev by Date: Re: [PATCH v15 0/8] RISC-V Pointer Masking implementation
Next by Date: Re: [RFC PATCH v5 2/3] riscv: Introduce custom CSR hooks to riscv_csrrw()
Previous by thread: Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store
Next by thread: Re: [PATCH v5 1/8] target/riscv: zfh: half-precision load and store
Index(es):
- Date
- Thread