[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v6 2/5] target/riscv: add PTE_A/PTE_D/PTE_U bits check for in
|
From: |
Alistair Francis |
|
Subject: |
Re: [PATCH v6 2/5] target/riscv: add PTE_A/PTE_D/PTE_U bits check for inner PTE |
|
Date: |
Fri, 28 Jan 2022 15:40:07 +1000 |
On Tue, Jan 25, 2022 at 5:47 PM Weiwei Li <liweiwei@iscas.ac.cn> wrote:
>
> Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn>
> Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn>
> Reviewed-by: Anup Patel <anup@brainfault.org>
Could you please add a commit message to this patch?
Alistair
> ---
> target/riscv/cpu_helper.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
> index 2a921bedfd..a5bf07ccb6 100644
> --- a/target/riscv/cpu_helper.c
> +++ b/target/riscv/cpu_helper.c
> @@ -641,6 +641,9 @@ restart:
> return TRANSLATE_FAIL;
> } else if (!(pte & (PTE_R | PTE_W | PTE_X))) {
> /* Inner PTE, continue walking */
> + if (pte & (PTE_D | PTE_A | PTE_U)) {
> + return TRANSLATE_FAIL;
> + }
> base = ppn << PGSHIFT;
> } else if ((pte & (PTE_R | PTE_W | PTE_X)) == PTE_W) {
> /* Reserved leaf PTE flags: PTE_W */
> --
> 2.17.1
>
>
- [PATCH v6 3/5] target/riscv: add support for svnapot extension, (continued)
- [PATCH v6 3/5] target/riscv: add support for svnapot extension, Weiwei Li, 2022/01/25
- [PATCH v6 1/5] target/riscv: Ignore reserved bits in PTE for RV64, Weiwei Li, 2022/01/25
- Re: [PATCH v6 1/5] target/riscv: Ignore reserved bits in PTE for RV64, LIU Zhiwei, 2022/01/25
- Re: [PATCH v6 1/5] target/riscv: Ignore reserved bits in PTE for RV64, Guo Ren, 2022/01/25
- Re: [PATCH v6 1/5] target/riscv: Ignore reserved bits in PTE for RV64, LIU Zhiwei, 2022/01/25
- Re: [PATCH v6 1/5] target/riscv: Ignore reserved bits in PTE for RV64, Guo Ren, 2022/01/25
- Re: [PATCH v6 1/5] target/riscv: Ignore reserved bits in PTE for RV64, Weiwei Li, 2022/01/25
- Re: [PATCH v6 1/5] target/riscv: Ignore reserved bits in PTE for RV64, Guo Ren, 2022/01/27
[PATCH v6 4/5] target/riscv: add support for svinval extension, Weiwei Li, 2022/01/25
[PATCH v6 2/5] target/riscv: add PTE_A/PTE_D/PTE_U bits check for inner PTE, Weiwei Li, 2022/01/25
- Re: [PATCH v6 2/5] target/riscv: add PTE_A/PTE_D/PTE_U bits check for inner PTE,
Alistair Francis <=
[PATCH v6 5/5] target/riscv: add support for svpbmt extension, Weiwei Li, 2022/01/25
Re: [PATCH v6 0/5] support subsets of virtual memory extension, Guo Ren, 2022/01/25