qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v10 08/12] target/riscv: Add sscofpmf extension support


From: Alistair Francis
Subject: Re: [PATCH v10 08/12] target/riscv: Add sscofpmf extension support
Date: Mon, 18 Jul 2022 11:23:44 +1000

On Thu, Jul 14, 2022 at 7:54 PM Heiko Stübner <heiko@sntech.de> wrote:
>
> Am Dienstag, 21. Juni 2022, 01:15:58 CEST schrieb Atish Patra:
> > The Sscofpmf ('Ss' for Privileged arch and Supervisor-level extensions,
> > and 'cofpmf' for Count OverFlow and Privilege Mode Filtering)
> > extension allows the perf to handle overflow interrupts and filtering
> > support. This patch provides a framework for programmable
> > counters to leverage the extension. As the extension doesn't have any
> > provision for the overflow bit for fixed counters, the fixed events
> > can also be monitoring using programmable counters. The underlying
> > counters for cycle and instruction counters are always running. Thus,
> > a separate timer device is programmed to handle the overflow.
> >
> > Signed-off-by: Atish Patra <atish.patra@wdc.com>
> > Signed-off-by: Atish Patra <atishp@rivosinc.com>
>
> it looks like patches 1-7 already landed in Qemu though I didn't
> see any "applied" messages, so it took me a bit to realize that :-) .

Argh, sorry! I must have forgotten to mention that.

Alistair

>
>
> In any case, I ran Atish's sample from the cover-letter with a matching
> kernel nad got similar results as shown in the cover-letter.
>
> Tested-by: Heiko Stuebner <heiko@sntech.de>
>
>
>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]