qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH 0/4] Fix tb flags use


From: LIU Zhiwei
Subject: [PATCH 0/4] Fix tb flags use
Date: Fri, 24 Mar 2023 13:59:50 +0800

We have found two places that misuse the fields from env.
The patch set fixes two of them. The first is virt_enabled. And another is 
vstart.

And for easy moving the tb flag fields, I also make the FS and VS in tb flags
positions changable.

LIU Zhiwei (4):
  target/riscv: Extract virt enabled state from tb flags
  target/riscv: Add a general status enum for extensions
  target/riscv: Encode the FS and VS on a normal way for tb flags
  target/riscv: Add a tb flags field for vstart

 target/riscv/cpu.c                      |  2 +-
 target/riscv/cpu.h                      | 45 +++++++++++++++----------
 target/riscv/cpu_bits.h                 |  6 ----
 target/riscv/cpu_helper.c               | 14 +++++---
 target/riscv/csr.c                      | 14 ++++----
 target/riscv/insn_trans/trans_rvv.c.inc | 22 ++++++------
 target/riscv/translate.c                | 34 +++++++------------
 7 files changed, 69 insertions(+), 68 deletions(-)

-- 
2.17.1




reply via email to

[Prev in Thread] Current Thread [Next in Thread]