qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 2/4] target/riscv: Add a general status enum for extension


From: Richard Henderson
Subject: Re: [PATCH v2 2/4] target/riscv: Add a general status enum for extensions
Date: Fri, 24 Mar 2023 10:06:50 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.8.0

On 3/24/23 07:30, LIU Zhiwei wrote:
The pointer masking is the only extension that directly use status.
The vector or float extension uses the status in an indirect way.

Replace the pointer masking extension special status fields with
the general status.

Signed-off-by: LIU Zhiwei<zhiwei_liu@linux.alibaba.com>
---
v1->v2:
Move EXT_STATUS_MASK from enum to macro
---
  target/riscv/cpu.c      |  2 +-
  target/riscv/cpu.h      |  8 ++++++++
  target/riscv/cpu_bits.h | 12 ++++--------
  target/riscv/csr.c      | 14 +++++++-------
  4 files changed, 20 insertions(+), 16 deletions(-)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]