Re: Bug in FDIV/FDIVR.

[Alan Modra]

On Sat, Jan 04, 2014 at 08:50:36PM +0100, Sławomir Wojtasiak wrote:
> Hello,
> 
> I have probably found a bug in GAS assembler/disassembler. It looks like the 
> following instructions are just inverted:
> 
> Every Intel like assembler/disassembler I have already tested, encodes it 
> like this:
> DC F9            fdiv        st(1),st 
> DC F1            fdivr       st(1),st 
> 
> This is expected behaviour taking into account Intel manual.
> 
> In case of GAS:
> 
> 0xdc, 0xf9 fdivr %st,%st(1)
> 0xdc, 0xf1 fdiv  %st,%st(1)
> 
> Instructions are inverted. As you can see, fdivr instruction has been used 
> in the place where Intel used fdiv. This problem exists only for this 
> specific addressing mode:
> 
> DC F8+i FDIV ST(i), ST(0)
> DC F0+i FDIVR ST(i), ST(0)

See the comment at the start of include/opcode/i386.h

-- 
Alan Modra
Australia Development Lab, IBM