[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 08/11] hw/net/cadence_gem: use FIELD to describe DESCONF6 registe
From: |
Luc Michel |
Subject: |
[PATCH 08/11] hw/net/cadence_gem: use FIELD to describe DESCONF6 register fields |
Date: |
Tue, 17 Oct 2023 21:44:19 +0200 |
Use the FIELD macro to describe the DESCONF6 register fields.
Signed-off-by: Luc Michel <luc.michel@amd.com>
---
hw/net/cadence_gem.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/hw/net/cadence_gem.c b/hw/net/cadence_gem.c
index 6d084a3b31..955a8da134 100644
--- a/hw/net/cadence_gem.c
+++ b/hw/net/cadence_gem.c
@@ -281,11 +281,11 @@ REG32(DESCONF, 0x280)
REG32(DESCONF2, 0x284)
REG32(DESCONF3, 0x288)
REG32(DESCONF4, 0x28c)
REG32(DESCONF5, 0x290)
REG32(DESCONF6, 0x294)
-#define GEM_DESCONF6_64B_MASK (1U << 23)
+ FIELD(DESCONF6, DMA_ADDR_64B, 23, 1)
REG32(DESCONF7, 0x298)
REG32(INT_Q1_STATUS, 0x400)
REG32(INT_Q1_MASK, 0x640)
@@ -1461,11 +1461,11 @@ static void gem_reset(DeviceState *d)
s->regs[R_RXPARTIALSF] = 0x000003ff;
s->regs[R_MODID] = s->revision;
s->regs[R_DESCONF] = 0x02D00111;
s->regs[R_DESCONF2] = 0x2ab10000 | s->jumbo_max_len;
s->regs[R_DESCONF5] = 0x002f2045;
- s->regs[R_DESCONF6] = GEM_DESCONF6_64B_MASK;
+ s->regs[R_DESCONF6] = R_DESCONF6_DMA_ADDR_64B_MASK;
s->regs[R_INT_Q1_MASK] = 0x00000CE6;
s->regs[R_JUMBO_MAX_LEN] = s->jumbo_max_len;
if (s->num_priority_queues > 1) {
queues_mask = MAKE_64BIT_MASK(1, s->num_priority_queues - 1);
--
2.39.2
- [PATCH 06/11] hw/net/cadence_gem: use FIELD to describe [TX|RX]STATUS register fields, (continued)
- [PATCH 06/11] hw/net/cadence_gem: use FIELD to describe [TX|RX]STATUS register fields, Luc Michel, 2023/10/17
- [PATCH 07/11] hw/net/cadence_gem: use FIELD to describe IRQ register fields, Luc Michel, 2023/10/17
- [PATCH 02/11] hw/net/cadence_gem: use FIELD for screening registers, Luc Michel, 2023/10/17
- [PATCH 04/11] hw/net/cadence_gem: use FIELD to describe NWCFG register fields, Luc Michel, 2023/10/17
- [PATCH 10/11] hw/net/cadence_gem: perform PHY access on write only, Luc Michel, 2023/10/17
- [PATCH 08/11] hw/net/cadence_gem: use FIELD to describe DESCONF6 register fields,
Luc Michel <=
- [PATCH 09/11] hw/net/cadence_gem: use FIELD to describe PHYMNTNC register fields, Luc Michel, 2023/10/17
- [PATCH 11/11] hw/net/cadence_gem: enforce 32 bits variable size for CRC, Luc Michel, 2023/10/17
- [PATCH 03/11] hw/net/cadence_gem: use FIELD to describe NWCTRL register fields, Luc Michel, 2023/10/17
- [PATCH 05/11] hw/net/cadence_gem: use FIELD to describe DMACFG register fields, Luc Michel, 2023/10/17