[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL v3 07/38] tcg/ppc: Use ADDPCIS in tcg_out_goto_tb
From: |
Richard Henderson |
Subject: |
[PULL v3 07/38] tcg/ppc: Use ADDPCIS in tcg_out_goto_tb |
Date: |
Mon, 23 Oct 2023 11:12:58 -0700 |
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
tcg/ppc/tcg-target.c.inc | 11 +++++++++--
1 file changed, 9 insertions(+), 2 deletions(-)
diff --git a/tcg/ppc/tcg-target.c.inc b/tcg/ppc/tcg-target.c.inc
index 720f92ff33..6337b1e8be 100644
--- a/tcg/ppc/tcg-target.c.inc
+++ b/tcg/ppc/tcg-target.c.inc
@@ -2593,6 +2593,7 @@ static void tcg_out_exit_tb(TCGContext *s, uintptr_t arg)
static void tcg_out_goto_tb(TCGContext *s, int which)
{
uintptr_t ptr = get_jmp_target_addr(s, which);
+ int16_t lo;
/* Direct branch will be patched by tb_target_set_jmp_target. */
set_jmp_insn_offset(s, which);
@@ -2602,9 +2603,15 @@ static void tcg_out_goto_tb(TCGContext *s, int which)
if (USE_REG_TB) {
ptrdiff_t offset = ppc_tbrel_diff(s, (void *)ptr);
tcg_out_mem_long(s, LD, LDX, TCG_REG_TMP1, TCG_REG_TB, offset);
+ } else if (have_isa_3_00) {
+ ptrdiff_t offset = tcg_pcrel_diff(s, (void *)ptr) - 4;
+ lo = offset;
+ tcg_out_addpcis(s, TCG_REG_TMP1, offset - lo);
+ tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP1, TCG_REG_TMP1, lo);
} else {
- tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_TMP1, ptr - (int16_t)ptr);
- tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP1, TCG_REG_TMP1, (int16_t)ptr);
+ lo = ptr;
+ tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_TMP1, ptr - lo);
+ tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP1, TCG_REG_TMP1, lo);
}
tcg_out32(s, MTSPR | RS(TCG_REG_TMP1) | CTR);
--
2.34.1
- [PULL v3 02/38] tcg/ppc: Enable direct branching tcg_out_goto_tb with TCG_REG_TB, (continued)
- [PULL v3 02/38] tcg/ppc: Enable direct branching tcg_out_goto_tb with TCG_REG_TB, Richard Henderson, 2023/10/23
- [PULL v3 03/38] tcg/ppc: Reinterpret tb-relative to TB+4, Richard Henderson, 2023/10/23
- [PULL v3 06/38] tcg/ppc: Use ADDPCIS for the constant pool, Richard Henderson, 2023/10/23
- [PULL v3 09/38] tcg/ppc: Use prefixed instructions in tcg_out_mem_long, Richard Henderson, 2023/10/23
- [PULL v3 04/38] tcg/ppc: Use ADDPCIS in tcg_out_tb_start, Richard Henderson, 2023/10/23
- [PULL v3 08/38] tcg/ppc: Use PADDI in tcg_out_movi, Richard Henderson, 2023/10/23
- [PULL v3 12/38] tcg/ppc: Use PLD in tcg_out_goto_tb, Richard Henderson, 2023/10/23
- [PULL v3 11/38] tcg/ppc: Use prefixed instructions in tcg_out_dupi_vec, Richard Henderson, 2023/10/23
- [PULL v3 10/38] tcg/ppc: Use PLD in tcg_out_movi for constant pool, Richard Henderson, 2023/10/23
- [PULL v3 05/38] tcg/ppc: Use ADDPCIS in tcg_out_movi_int, Richard Henderson, 2023/10/23
- [PULL v3 07/38] tcg/ppc: Use ADDPCIS in tcg_out_goto_tb,
Richard Henderson <=
- [PULL v3 14/38] tcg: Introduce tcg_use_softmmu, Richard Henderson, 2023/10/23
- [PULL v3 16/38] tcg/arm: Use tcg_use_softmmu, Richard Henderson, 2023/10/23
- [PULL v3 13/38] tcg/ppc: Disable TCG_REG_TB for Power9/Power10, Richard Henderson, 2023/10/23
- [PULL v3 18/38] tcg/i386: Use tcg_use_softmmu, Richard Henderson, 2023/10/23
- [PULL v3 20/38] tcg/mips: Use tcg_use_softmmu, Richard Henderson, 2023/10/23
- [PULL v3 22/38] tcg/riscv: Do not reserve TCG_GUEST_BASE_REG for guest_base zero, Richard Henderson, 2023/10/23
- [PULL v3 21/38] tcg/ppc: Use tcg_use_softmmu, Richard Henderson, 2023/10/23
- [PULL v3 17/38] tcg/aarch64: Use tcg_use_softmmu, Richard Henderson, 2023/10/23
- [PULL v3 19/38] tcg/loongarch64: Use tcg_use_softmmu, Richard Henderson, 2023/10/23
- [PULL v3 15/38] tcg: Provide guest_base fallback for system mode, Richard Henderson, 2023/10/23