[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v5 00/11] riscv: OpenSBI boot test and cleanups
From: |
Daniel Henrique Barboza |
Subject: |
[PATCH v5 00/11] riscv: OpenSBI boot test and cleanups |
Date: |
Mon, 2 Jan 2023 08:52:30 -0300 |
Hi,
This new version is still rebased on top of [1]:
"[PATCH v2 00/12] hw/riscv: Improve Spike HTIF emulation fidelity"
from Bin Meng.
The change from v4 is on patch 9 where we added an extra flag in
riscv_load_kernel() to allow for boards that don't load initrd
(e.g. opentitan and sifive_e) to opt out from loading it altogether.
* Patch without reviews: 9
Changes from v4:
- patch 9:
- added a 'load_init' flag in riscv_load_kernel() to control whether
the function should execute riscv_load_initrd() or not
v4 link: https://lists.gnu.org/archive/html/qemu-devel/2022-12/msg04652.html
Changes from v3:
- patch 1:
- fixed more instances of 'opensbi' and 'Opensbi' to 'OpenSBI'
- changed tests order
- patch 4 (new):
- added a g_assert(filename) guard in riscv_load_initrd() and
riscv_load_kernel()
v3 link: https://mail.gnu.org/archive/html/qemu-devel/2022-12/msg04491.html
Changes from v2:
- patch 1:
- reduced code repetition with a boot_opensbi() helper
- renamed 'opensbi' to 'OpenSBI' in the file header
- patch 9:
- renamed riscv_load_kernel() to riscv_load_kernel_and_initrd()
v2 link: https://mail.gnu.org/archive/html/qemu-devel/2022-12/msg04466.html
Changes from v1:
- patches were rebased with [1]
- patches 13-15: removed
* will be re-sent in a follow-up series
- patches 4-5: removed since they're picked by Bin in [1]
- patch 1:
- added a 'skip' riscv32 spike test
v1 link: https://mail.gnu.org/archive/html/qemu-devel/2022-12/msg03860.html
Based-on: <20221227064812.1903326-1-bmeng@tinylab.org>
Cc: Alistair Francis <alistair.francis@wdc.com>
Cc: Bin Meng <bin.meng@windriver.com>
[1] https://patchwork.ozlabs.org/project/qemu-devel/list/?series=334352
Daniel Henrique Barboza (11):
tests/avocado: add RISC-V OpenSBI boot test
hw/riscv/spike: use 'fdt' from MachineState
hw/riscv/sifive_u: use 'fdt' from MachineState
hw/riscv/boot.c: exit early if filename is NULL in load functions
hw/riscv/spike.c: load initrd right after riscv_load_kernel()
hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd()
hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel()
hw/riscv/boot.c: use MachineState in riscv_load_initrd()
hw/riscv/boot.c: use MachineState in riscv_load_kernel()
hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel()
hw/riscv/boot.c: make riscv_load_initrd() static
hw/riscv/boot.c | 91 +++++++++++++++++++++++-----------
hw/riscv/microchip_pfsoc.c | 20 +-------
hw/riscv/opentitan.c | 3 +-
hw/riscv/sifive_e.c | 4 +-
hw/riscv/sifive_u.c | 32 +++---------
hw/riscv/spike.c | 37 ++++----------
hw/riscv/virt.c | 21 +-------
include/hw/riscv/boot.h | 5 +-
include/hw/riscv/sifive_u.h | 3 --
include/hw/riscv/spike.h | 2 -
tests/avocado/riscv_opensbi.py | 65 ++++++++++++++++++++++++
11 files changed, 150 insertions(+), 133 deletions(-)
create mode 100644 tests/avocado/riscv_opensbi.py
--
2.39.0
- [PATCH v5 00/11] riscv: OpenSBI boot test and cleanups,
Daniel Henrique Barboza <=
- [PATCH v5 01/11] tests/avocado: add RISC-V OpenSBI boot test, Daniel Henrique Barboza, 2023/01/02
- [PATCH v5 02/11] hw/riscv/spike: use 'fdt' from MachineState, Daniel Henrique Barboza, 2023/01/02
- [PATCH v5 03/11] hw/riscv/sifive_u: use 'fdt' from MachineState, Daniel Henrique Barboza, 2023/01/02
- [PATCH v5 04/11] hw/riscv/boot.c: exit early if filename is NULL in load functions, Daniel Henrique Barboza, 2023/01/02
- [PATCH v5 05/11] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Daniel Henrique Barboza, 2023/01/02
- [PATCH v5 06/11] hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd(), Daniel Henrique Barboza, 2023/01/02