qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 10/36] tcg/tci: Fix big-endian return register ordering


From: Philippe Mathieu-Daudé
Subject: Re: [PATCH v4 10/36] tcg/tci: Fix big-endian return register ordering
Date: Wed, 11 Jan 2023 12:37:47 +0100
User-agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:102.0) Gecko/20100101 Thunderbird/102.6.1

On 8/1/23 03:36, Richard Henderson wrote:
We expect the backend to require register pairs in
host-endian ordering, thus for big-endian the first
register of a pair contains the high part.
We were forcing R0 to contain the low part for calls.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
  tcg/tci.c | 21 +++++++++++----------
  1 file changed, 11 insertions(+), 10 deletions(-)

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>




reply via email to

[Prev in Thread] Current Thread [Next in Thread]