qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 02/14] RISC-V: Adding XTheadSync ISA extension


From: Richard Henderson
Subject: Re: [PATCH v3 02/14] RISC-V: Adding XTheadSync ISA extension
Date: Tue, 24 Jan 2023 10:21:52 -1000
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.4.2

On 1/24/23 09:59, Christoph Muellner wrote:
+static bool trans_th_sfence_vmas(DisasContext *ctx, arg_th_sfence_vmas *a)
+{
+    (void) a;
+    REQUIRE_XTHEADSYNC(ctx);
+
+#ifndef CONFIG_USER_ONLY
+    REQUIRE_PRIV_MS(ctx);
+    decode_save_opc(ctx);
+    gen_helper_tlb_flush_all(cpu_env);

Why are you using decode_save_opc() when helper_tlb_flush_all() cannot raise an 
exception?


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]