qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 02/14] RISC-V: Adding XTheadSync ISA extension


From: Christoph Müllner
Subject: Re: [PATCH v3 02/14] RISC-V: Adding XTheadSync ISA extension
Date: Mon, 30 Jan 2023 15:05:08 +0100



On Tue, Jan 24, 2023 at 9:21 PM Richard Henderson <richard.henderson@linaro.org> wrote:
On 1/24/23 09:59, Christoph Muellner wrote:
> +static bool trans_th_sfence_vmas(DisasContext *ctx, arg_th_sfence_vmas *a)
> +{
> +    (void) a;
> +    REQUIRE_XTHEADSYNC(ctx);
> +
> +#ifndef CONFIG_USER_ONLY
> +    REQUIRE_PRIV_MS(ctx);
> +    decode_save_opc(ctx);
> +    gen_helper_tlb_flush_all(cpu_env);

Why are you using decode_save_opc() when helper_tlb_flush_all() cannot raise an exception?

No particular reason.
Will be dropped.

Thanks,
Christoph
 


r~

reply via email to

[Prev in Thread] Current Thread [Next in Thread]