qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH 0/4] target/riscv: Fix mstatus related problems


From: Weiwei Li
Subject: [PATCH 0/4] target/riscv: Fix mstatus related problems
Date: Mon, 29 May 2023 20:17:15 +0800

This patchset tries to fix some problems in the fields of mstatus, such as make 
MPV only work when MPP != PRM.

The port is available here:
https://github.com/plctlab/plct-qemu/tree/plct-mpv-upstream

Weiwei Li (4):
  target/riscv: Make MPV only work when MPP != PRV_M
  target/riscv: Remove check on mode for MPRV
  target/riscv: Support MSTATUS.MPV/GVA only when RVH is enabled
  target/riscv: Remove redundant assignment to SXL

 target/riscv/cpu_helper.c |  5 +++--
 target/riscv/csr.c        | 14 ++++----------
 target/riscv/op_helper.c  |  3 ++-
 3 files changed, 9 insertions(+), 13 deletions(-)

-- 
2.25.1




reply via email to

[Prev in Thread] Current Thread [Next in Thread]