[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 1/3] target/riscv: Do not allow MXL_RV32 for TARGET_RISCV64
From: |
Akihiko Odaki |
Subject: |
[PATCH v2 1/3] target/riscv: Do not allow MXL_RV32 for TARGET_RISCV64 |
Date: |
Sat, 14 Oct 2023 12:35:39 +0900 |
TARGET_RISCV64 does not have riscv-32bit-cpu.xml so it shouldn't accept
MXL_RV32.
Signed-off-by: Akihiko Odaki <akihiko.odaki@daynix.com>
---
target/riscv/tcg/tcg-cpu.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
index a28918ab30..e0cbc56320 100644
--- a/target/riscv/tcg/tcg-cpu.c
+++ b/target/riscv/tcg/tcg-cpu.c
@@ -161,10 +161,11 @@ static void riscv_cpu_validate_misa_mxl(RISCVCPU *cpu,
Error **errp)
case MXL_RV128:
cc->gdb_core_xml_file = "riscv-64bit-cpu.xml";
break;
-#endif
+#elif defined(TARGET_RISCV32)
case MXL_RV32:
cc->gdb_core_xml_file = "riscv-32bit-cpu.xml";
break;
+#endif
default:
g_assert_not_reached();
}
--
2.42.0
- [PATCH v2 1/3] target/riscv: Do not allow MXL_RV32 for TARGET_RISCV64,
Akihiko Odaki <=