qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 1/3] target/riscv: Do not allow MXL_RV32 for TARGET_RISCV6


From: Daniel Henrique Barboza
Subject: Re: [PATCH v2 1/3] target/riscv: Do not allow MXL_RV32 for TARGET_RISCV64
Date: Sat, 14 Oct 2023 15:04:01 -0300
User-agent: Mozilla Thunderbird



On 10/14/23 00:35, Akihiko Odaki wrote:
TARGET_RISCV64 does not have riscv-32bit-cpu.xml so it shouldn't accept
MXL_RV32.

Signed-off-by: Akihiko Odaki <akihiko.odaki@daynix.com>
---

Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>


  target/riscv/tcg/tcg-cpu.c | 3 ++-
  1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
index a28918ab30..e0cbc56320 100644
--- a/target/riscv/tcg/tcg-cpu.c
+++ b/target/riscv/tcg/tcg-cpu.c
@@ -161,10 +161,11 @@ static void riscv_cpu_validate_misa_mxl(RISCVCPU *cpu, 
Error **errp)
      case MXL_RV128:
          cc->gdb_core_xml_file = "riscv-64bit-cpu.xml";
          break;
-#endif
+#elif defined(TARGET_RISCV32)
      case MXL_RV32:
          cc->gdb_core_xml_file = "riscv-32bit-cpu.xml";
          break;
+#endif
      default:
          g_assert_not_reached();
      }



reply via email to

[Prev in Thread] Current Thread [Next in Thread]