qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v14 00/18] plugins: Allow to read registers


From: Akihiko Odaki
Subject: Re: [PATCH v14 00/18] plugins: Allow to read registers
Date: Wed, 25 Oct 2023 14:51:41 +0900
User-agent: Mozilla Thunderbird

On 2023/10/25 2:08, Alex Bennée wrote:

Akihiko Odaki <akihiko.odaki@daynix.com> writes:

Based-on: <20231019101030.128431-1-akihiko.odaki@daynix.com>
("[PATCH v5 0/6] gdbstub and TCG plugin improvements")

I and other people in the University of Tokyo, where I research processor
design, found TCG plugins are very useful for processor design
exploration.

So I reviewed this on top of my gdbstub/next series so needed to make
some tweaks as I didn't have the riscv misa_mxl patches from above
because there still seems to be some debate about them.

I think we have sorted out major design questions but two patches in "[PATCH v5 0/6] gdbstub and TCG plugin improvements" still have no Reviewed-by or Acked-by. Namely,
  [PATCH v4 3/5] target/riscv: Move misa_mxl_max to class
  [PATCH v4 4/5] target/riscv: Validate misa_mxl_max only once

Can anyone interested in RISC-V look at them?

Regards,
Akihiko Odaki



reply via email to

[Prev in Thread] Current Thread [Next in Thread]