[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 01/14] target/riscv: Add cfg property for Zvkt extension
From: |
Max Chou |
Subject: |
[PATCH v2 01/14] target/riscv: Add cfg property for Zvkt extension |
Date: |
Thu, 26 Oct 2023 23:18:08 +0800 |
Vector crypto spec defines the Zvkt extension that included all of the
instructions of Zvbb & Zvbc extensions and some vector instructions.
Signed-off-by: Max Chou <max.chou@sifive.com>
---
target/riscv/cpu_cfg.h | 1 +
target/riscv/tcg/tcg-cpu.c | 5 +++++
2 files changed, 6 insertions(+)
diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
index e7ce977189c..d8d17dedeed 100644
--- a/target/riscv/cpu_cfg.h
+++ b/target/riscv/cpu_cfg.h
@@ -94,6 +94,7 @@ struct RISCVCPUConfig {
bool ext_zvknhb;
bool ext_zvksed;
bool ext_zvksh;
+ bool ext_zvkt;
bool ext_zmmul;
bool ext_zvfbfmin;
bool ext_zvfbfwma;
diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
index c5ff03efce9..b9eaecb699c 100644
--- a/target/riscv/tcg/tcg-cpu.c
+++ b/target/riscv/tcg/tcg-cpu.c
@@ -499,6 +499,11 @@ void riscv_cpu_validate_set_extensions(RISCVCPU *cpu,
Error **errp)
return;
}
+ if (cpu->cfg.ext_zvkt) {
+ cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zvbb), true);
+ cpu_cfg_ext_auto_update(cpu, CPU_CFG_OFFSET(ext_zvbc), true);
+ }
+
/*
* In principle Zve*x would also suffice here, were they supported
* in qemu
--
2.34.1
- [PATCH v2 00/14] Update RISC-V vector crypto to ratified v1.0.0, Max Chou, 2023/10/26
- [PATCH v2 01/14] target/riscv: Add cfg property for Zvkt extension,
Max Chou <=
- [PATCH v2 03/14] target/riscv: Add cfg property for Zvkb extension, Max Chou, 2023/10/26
- [PATCH v2 04/14] target/riscv: Replace Zvbb checking by Zvkb, Max Chou, 2023/10/26
- [PATCH v2 05/14] target/riscv: Expose Zvkb extension property, Max Chou, 2023/10/26
- [PATCH v2 02/14] target/riscv: Expose Zvkt extension property, Max Chou, 2023/10/26
- [PATCH v2 06/14] target/riscv: Add cfg properties for Zvkn[c|g] extensions, Max Chou, 2023/10/26