[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 09/14] target/riscv: Expose Zvks[c|g] extnesion properties
|
From: |
Max Chou |
|
Subject: |
[PATCH v2 09/14] target/riscv: Expose Zvks[c|g] extnesion properties |
|
Date: |
Thu, 26 Oct 2023 23:18:16 +0800 |
Expose the properties of ShangMi Algorithm Suite related extensions
(Zvks, Zvksc, Zvksg).
Signed-off-by: Max Chou <max.chou@sifive.com>
---
target/riscv/cpu.c | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 8eae8d3e59c..1709df76a9b 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -133,7 +133,10 @@ const RISCVIsaExtData isa_edata_arr[] = {
ISA_EXT_DATA_ENTRY(zvkng, PRIV_VERSION_1_12_0, ext_zvkng),
ISA_EXT_DATA_ENTRY(zvknha, PRIV_VERSION_1_12_0, ext_zvknha),
ISA_EXT_DATA_ENTRY(zvknhb, PRIV_VERSION_1_12_0, ext_zvknhb),
+ ISA_EXT_DATA_ENTRY(zvks, PRIV_VERSION_1_12_0, ext_zvks),
+ ISA_EXT_DATA_ENTRY(zvksc, PRIV_VERSION_1_12_0, ext_zvksc),
ISA_EXT_DATA_ENTRY(zvksed, PRIV_VERSION_1_12_0, ext_zvksed),
+ ISA_EXT_DATA_ENTRY(zvksg, PRIV_VERSION_1_12_0, ext_zvksg),
ISA_EXT_DATA_ENTRY(zvksh, PRIV_VERSION_1_12_0, ext_zvksh),
ISA_EXT_DATA_ENTRY(zvkt, PRIV_VERSION_1_12_0, ext_zvkt),
ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx),
@@ -1385,6 +1388,9 @@ const RISCVCPUMultiExtConfig
riscv_cpu_experimental_exts[] = {
MULTI_EXT_CFG_BOOL("x-zvkn", ext_zvkn, false),
MULTI_EXT_CFG_BOOL("x-zvknc", ext_zvknc, false),
MULTI_EXT_CFG_BOOL("x-zvkng", ext_zvkng, false),
+ MULTI_EXT_CFG_BOOL("x-zvks", ext_zvks, false),
+ MULTI_EXT_CFG_BOOL("x-zvksc", ext_zvksc, false),
+ MULTI_EXT_CFG_BOOL("x-zvksg", ext_zvksg, false),
DEFINE_PROP_END_OF_LIST(),
};
--
2.34.1
- Re: [PATCH v2 06/14] target/riscv: Add cfg properties for Zvkn[c|g] extensions, (continued)
- [PATCH v2 07/14] target/riscv: Expose Zvkn[c|g] extnesion properties, Max Chou, 2023/10/26
- [PATCH v2 08/14] target/riscv: Add cfg properties for Zvks[c|g] extensions, Max Chou, 2023/10/26
- [PATCH v2 11/14] disas/riscv: Add rv_fmt_vd_vs2_uimm format, Max Chou, 2023/10/26
- [PATCH v2 12/14] disas/riscv: Add rv_codec_vror_vi for vror.vi, Max Chou, 2023/10/26
- [PATCH v2 14/14] disas/riscv: Replace TABs with space, Max Chou, 2023/10/26
- [PATCH v2 10/14] target/riscv: Move vector crypto extensions to riscv_cpu_extensions, Max Chou, 2023/10/26
- [PATCH v2 09/14] target/riscv: Expose Zvks[c|g] extnesion properties,
Max Chou <=
- [PATCH v2 13/14] disas/riscv: Add support for vector crypto extensions, Max Chou, 2023/10/26