[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v6 9/9] target/riscv/vector_helper.c: optimize loops in ldst help
From: |
Daniel Henrique Barboza |
Subject: |
[PATCH v6 9/9] target/riscv/vector_helper.c: optimize loops in ldst helpers |
Date: |
Wed, 21 Feb 2024 18:31:40 -0300 |
Change the for loops in ldst helpers to do a single increment in the
counter, and assign it env->vstart, to avoid re-reading from vstart
every time.
Suggested-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
---
target/riscv/vector_helper.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c
index cc7290a1bb..1ab386830a 100644
--- a/target/riscv/vector_helper.c
+++ b/target/riscv/vector_helper.c
@@ -208,7 +208,7 @@ vext_ldst_stride(void *vd, void *v0, target_ulong base,
uint32_t esz = 1 << log2_esz;
uint32_t vma = vext_vma(desc);
- for (i = env->vstart; i < env->vl; i++, env->vstart++) {
+ for (i = env->vstart; i < env->vl; env->vstart = ++i) {
k = 0;
while (k < nf) {
if (!vm && !vext_elem_mask(v0, i)) {
@@ -274,7 +274,7 @@ vext_ldst_us(void *vd, target_ulong base, CPURISCVState
*env, uint32_t desc,
uint32_t esz = 1 << log2_esz;
/* load bytes from guest memory */
- for (i = env->vstart; i < evl; i++, env->vstart++) {
+ for (i = env->vstart; i < evl; env->vstart = ++i) {
k = 0;
while (k < nf) {
target_ulong addr = base + ((i * nf + k) << log2_esz);
@@ -388,7 +388,7 @@ vext_ldst_index(void *vd, void *v0, target_ulong base,
uint32_t vma = vext_vma(desc);
/* load bytes from guest memory */
- for (i = env->vstart; i < env->vl; i++, env->vstart++) {
+ for (i = env->vstart; i < env->vl; env->vstart = ++i) {
k = 0;
while (k < nf) {
if (!vm && !vext_elem_mask(v0, i)) {
--
2.43.2
- [PATCH v6 2/9] trans_rvv.c.inc: remove 'is_store' bool from load/store fns, (continued)
- [PATCH v6 2/9] trans_rvv.c.inc: remove 'is_store' bool from load/store fns, Daniel Henrique Barboza, 2024/02/21
- [PATCH v6 3/9] target/riscv: remove 'over' brconds from vector trans, Daniel Henrique Barboza, 2024/02/21
- [PATCH v6 4/9] target/riscv/translate.c: remove 'cpu_vstart' global, Daniel Henrique Barboza, 2024/02/21
- [PATCH v6 5/9] target/riscv: remove 'cpu_vl' global, Daniel Henrique Barboza, 2024/02/21
- [PATCH v6 7/9] trans_rvv.c.inc: remove redundant mark_vs_dirty() calls, Daniel Henrique Barboza, 2024/02/21
- [PATCH v6 6/9] target/riscv/vector_helper.c: set vstart = 0 in GEN_VEXT_VSLIDEUP_VX(), Daniel Henrique Barboza, 2024/02/21
- [PATCH v6 8/9] target/riscv: Clear vstart_qe_zero flag, Daniel Henrique Barboza, 2024/02/21
- [PATCH v6 9/9] target/riscv/vector_helper.c: optimize loops in ldst helpers,
Daniel Henrique Barboza <=