Re: [PATCH] Fix incorrect disassembly format for certain RISC-V instruct

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] Fix incorrect disassembly format for certain RISC-V instruct

From:	Philippe Mathieu-Daudé
Subject:	Re: [PATCH] Fix incorrect disassembly format for certain RISC-V instructions
Date:	Wed, 3 Apr 2024 10:57:10 +0200
User-agent:	Mozilla Thunderbird

Hi Simeon,

On 3/4/24 07:14, Michael Tokarev wrote:

02.04.2024 15:47, Simeon Krastnikov:

[Content-Type: text/html]
Your patch is html-damaged. There's probably a way to extract thetext/plain
version of it but it's better if you re-send it without html.


You can find tips on how to post patches here:
https://www.qemu.org/docs/master/devel/submitting-a-patch.html#submitting-your-patches

Regards,

Phil.

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH] Fix incorrect disassembly format for certain RISC-V instructions, Simeon Krastnikov, 2024/04/02
- Re: [PATCH] Fix incorrect disassembly format for certain RISC-V instructions, Michael Tokarev, 2024/04/03
  - Re: [PATCH] Fix incorrect disassembly format for certain RISC-V instructions, Philippe Mathieu-Daudé <=
- [PATCH] Fix incorrect disassembly format for certain RISC-V instructions, Simeon Krastnikov, 2024/04/03
  - Re: [PATCH] Fix incorrect disassembly format for certain RISC-V instructions, Michael Tokarev, 2024/04/24

Prev by Date: [PATCH v3] target/riscv: raise an exception when CSRRS/CSRRC writes a read-only CSR
Next by Date: [PATCH] Fix incorrect disassembly format for certain RISC-V instructions
Previous by thread: Re: [PATCH] Fix incorrect disassembly format for certain RISC-V instructions
Next by thread: [PATCH] Fix incorrect disassembly format for certain RISC-V instructions
Index(es):
- Date
- Thread