[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC v13 30/80] target/arm: fixup sve_exception_el code style before mov
From: |
Claudio Fontana |
Subject: |
[RFC v13 30/80] target/arm: fixup sve_exception_el code style before move |
Date: |
Wed, 14 Apr 2021 13:26:00 +0200 |
before moving over sve_exception_el from the helper code,
cleanup the style.
Signed-off-by: Claudio Fontana <cfontana@suse.de>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/tcg/helper.c | 9 ++++++---
1 file changed, 6 insertions(+), 3 deletions(-)
diff --git a/target/arm/tcg/helper.c b/target/arm/tcg/helper.c
index 5ec8f9c005..e4f18bcaa7 100644
--- a/target/arm/tcg/helper.c
+++ b/target/arm/tcg/helper.c
@@ -261,7 +261,8 @@ static int arm_gdb_set_svereg(CPUARMState *env, uint8_t
*buf, int reg)
}
#endif /* TARGET_AARCH64 */
-/* Return the exception level to which exceptions should be taken
+/*
+ * Return the exception level to which exceptions should be taken
* via SVEAccessTrap. If an exception should be routed through
* AArch64.AdvSIMDFPAccessTrap, return 0; fp_exception_el should
* take care of raising that exception.
@@ -275,7 +276,8 @@ int sve_exception_el(CPUARMState *env, int el)
if (el <= 1 && (hcr_el2 & (HCR_E2H | HCR_TGE)) != (HCR_E2H | HCR_TGE)) {
bool disabled = false;
- /* The CPACR.ZEN controls traps to EL1:
+ /*
+ * The CPACR.ZEN controls traps to EL1:
* 0, 2 : trap EL0 and EL1 accesses
* 1 : trap only EL0 accesses
* 3 : trap no accesses
@@ -301,7 +303,8 @@ int sve_exception_el(CPUARMState *env, int el)
}
}
- /* CPTR_EL2. Since TZ and TFP are positive,
+ /*
+ * CPTR_EL2. Since TZ and TFP are positive,
* they will be zero when EL2 is not present.
*/
if (el <= 2 && arm_is_el2_enabled(env)) {
--
2.26.2
- [RFC v13 36/80] target/arm: fix style of arm_cpu_do_interrupt functions before move, (continued)
- [RFC v13 36/80] target/arm: fix style of arm_cpu_do_interrupt functions before move, Claudio Fontana, 2021/04/14
- [RFC v13 42/80] target/arm: wrap call to aarch64_sve_change_el in tcg_enabled(), Claudio Fontana, 2021/04/14
- [RFC v13 40/80] target/arm: move TCGCPUOps to tcg/tcg-cpu.c, Claudio Fontana, 2021/04/14
- [RFC v13 39/80] target/arm: replace CONFIG_TCG with tcg_enabled, Claudio Fontana, 2021/04/14
- [RFC v13 44/80] target/arm: move kvm-const.h, kvm.c, kvm64.c, kvm_arm.h to kvm/, Claudio Fontana, 2021/04/14
- [RFC v13 26/80] target/arm: move aarch64_sync_32_to_64 (and vv) to cpu code, Claudio Fontana, 2021/04/14
- [RFC v13 35/80] target/arm: make further preparation for the exception code to move, Claudio Fontana, 2021/04/14
- [RFC v13 43/80] target/arm: remove kvm include file for PSCI and arm-powerctl, Claudio Fontana, 2021/04/14
- [RFC v13 46/80] target/arm: cleanup cpu includes, Claudio Fontana, 2021/04/14
- [RFC v13 48/80] target/arm: remove kvm-stub.c, Claudio Fontana, 2021/04/14
- [RFC v13 30/80] target/arm: fixup sve_exception_el code style before move,
Claudio Fontana <=
- [RFC v13 32/80] target/arm: fix comments style of fp_exception_el before moving it, Claudio Fontana, 2021/04/14
- [RFC v13 38/80] target/arm: rename handle_semihosting to tcg_handle_semihosting, Claudio Fontana, 2021/04/14
- [RFC v13 45/80] MAINTAINERS: update arm kvm maintained files to all in target/arm/kvm/, Claudio Fontana, 2021/04/14
- [RFC v13 37/80] target/arm: move exception code out of tcg/helper.c, Claudio Fontana, 2021/04/14
- [RFC v13 51/80] tests: do not run test-hmp on all machines for ARM KVM-only, Claudio Fontana, 2021/04/14
- [RFC v13 47/80] target/arm: remove broad "else" statements when checking accels, Claudio Fontana, 2021/04/14
- [RFC v13 49/80] tests/qtest: skip bios-tables-test test_acpi_oem_fields_virt for KVM, Claudio Fontana, 2021/04/14
- [RFC v13 50/80] tests: restrict TCG-only arm-cpu-features tests to TCG builds, Claudio Fontana, 2021/04/14
- [RFC v13 34/80] target/arm: remove now useless ifndef from fp_exception_el, Claudio Fontana, 2021/04/14
- [RFC v13 29/80] target/arm: move a15 cpu model away from the TCG-only models, Claudio Fontana, 2021/04/14