qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 08/10] target/riscv: Consolidate RV32/64 32-bit instructio


From: Alistair Francis
Subject: Re: [PATCH v3 08/10] target/riscv: Consolidate RV32/64 32-bit instructions
Date: Mon, 26 Apr 2021 08:58:12 +1000

On Sun, Apr 25, 2021 at 3:08 AM Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> On 4/23/21 8:34 PM, Alistair Francis wrote:
> > --- a/target/riscv/translate.c
> > +++ b/target/riscv/translate.c
> > @@ -74,8 +74,6 @@ static inline bool has_ext(DisasContext *ctx, uint32_t 
> > ext)
> >
> >   #ifdef TARGET_RISCV32
> >   # define is_32bit(ctx)  true
> > -#elif defined(CONFIG_USER_ONLY)
> > -# define is_32bit(ctx)  false
> >   #else
> >   static inline bool is_32bit(DisasContext *ctx)
> >   {
>
> Rebase error?

This is required to avoid warnings/errors before this commit as
`is_32bit()` isn't called until this patch.

Alistair

>
> Otherwise,
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
>
>
> r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]