[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] target/mips: Migrate missing CPU fields
|
From: |
Philippe Mathieu-Daudé |
|
Subject: |
Re: [PATCH] target/mips: Migrate missing CPU fields |
|
Date: |
Tue, 27 Apr 2021 21:38:05 +0200 |
|
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.8.1 |
On 4/24/21 12:00 AM, Philippe Mathieu-Daudé wrote:
> Add various missing fields to the CPU migration vmstate:
>
> - CP0_VPControl & CP0_GlobalNumber (01bc435b44b 2016-02-03)
> - CMGCRBase (c870e3f52ca 2016-03-15)
> - CP0_ErrCtl (0d74a222c27 2016-03-25)
> - MXU GPR[] & CR (eb5559f67dc 2018-10-18)
> - R5900 128-bit upper half (a168a796e1c 2019-01-17)
>
> This is a migration break.
>
> Fixes: 01bc435b44b ("target-mips: implement R6 multi-threading")
> Fixes: c870e3f52ca ("target-mips: add CMGCRBase register")
> Fixes: 0d74a222c27 ("target-mips: make ITC Configuration Tags accessible to
> the CPU")
> Fixes: eb5559f67dc ("target/mips: Introduce MXU registers")
> Fixes: a168a796e1c ("target/mips: Introduce 32 R5900 multimedia registers")
> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
> ---
> target/mips/machine.c | 21 +++++++++++++++------
> 1 file changed, 15 insertions(+), 6 deletions(-)
Thanks, applied to mips-next.