qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-riscv] [PATCH for-3.2 v7 3/6] hw/riscv/virt: Connect the gpex


From: Alistair Francis
Subject: Re: [Qemu-riscv] [PATCH for-3.2 v7 3/6] hw/riscv/virt: Connect the gpex PCIe
Date: Wed, 21 Nov 2018 10:21:19 -0800

On Wed, Nov 21, 2018 at 10:01 AM Logan Gunthorpe <address@hidden> wrote:
>
>
>
> On 2018-11-21 10:02 a.m., Alistair Francis wrote:
> > Signed-off-by: Alistair Francis <address@hidden>
> > Signed-off-by: Logan Gunthorpe <address@hidden>
>
> Reviewed-by: Logan Gunthorpe <address@hidden>
>
>
> > diff --git a/default-configs/riscv32-softmmu.mak 
> > b/default-configs/riscv32-softmmu.mak
> > index 7937c69e22..3e3d195f37 100644
> > --- a/default-configs/riscv32-softmmu.mak
> > +++ b/default-configs/riscv32-softmmu.mak
> > @@ -1,7 +1,11 @@
> >  # Default configuration for riscv-softmmu
> >
> > +include pci.mak
> > +
> >  CONFIG_SERIAL=y
> >  CONFIG_VIRTIO_MMIO=y
> > -include virtio.mak
> >
> >  CONFIG_CADENCE=y
> > +
> > +CONFIG_PCI_GENERIC=y
> > +CONFIG_PCI_XILINX=y
>
> Nit: should PCI_XILINX not be in patch 5? It's not used in this patch
> and was a bit confusing when reviewing.

It probably should be, I have moved it.

Alistair

>
> Logan



reply via email to

[Prev in Thread] Current Thread [Next in Thread]