qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 2/2] target/riscv: Add a sifive-e34 cpu type


From: Bin Meng
Subject: Re: [PATCH v2 2/2] target/riscv: Add a sifive-e34 cpu type
Date: Sat, 14 Mar 2020 10:47:01 +0800

On Sat, Mar 14, 2020 at 3:35 AM Corey Wharton <address@hidden> wrote:
>
> The sifive-e34 cpu type is the same as the sifive-e31 with the
> single precision floating-point extension enabled.
>
> Signed-off-by: Corey Wharton <address@hidden>
> ---
> v2: Added missing RVU flag
>
>  target/riscv/cpu.c | 10 ++++++++++
>  target/riscv/cpu.h |  1 +
>  2 files changed, 11 insertions(+)
>

Reviewed-by: Bin Meng <address@hidden>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]