Re: [PATCH v1 16/16] target/riscv: Consolidate *statush registers

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v1 16/16] target/riscv: Consolidate *statush registers

From:	Richard Henderson
Subject:	Re: [PATCH v1 16/16] target/riscv: Consolidate *statush registers
Date:	Fri, 23 Oct 2020 09:55:33 -0700
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0

On 10/23/20 8:33 AM, Alistair Francis wrote:
> +        qemu_fprintf(f, " %s %016lx\n", "vsstatus ", env->vsstatus);

You need PRIx64 here.


r~

[Prev in Thread]

Current Thread

[Next in Thread]

Re: [PATCH v1 10/16] target/riscv: Specify the XLEN for CPUs, (continued)
- [PATCH v1 11/16] target/riscv: cpu: Remove compile time XLEN checks, Alistair Francis, 2020/10/23
  - Re: [PATCH v1 11/16] target/riscv: cpu: Remove compile time XLEN checks, Bin Meng, 2020/10/26
- [PATCH v1 12/16] target/riscv: cpu_helper: Remove compile time XLEN checks, Alistair Francis, 2020/10/23
  - Re: [PATCH v1 12/16] target/riscv: cpu_helper: Remove compile time XLEN checks, Bin Meng, 2020/10/26
    - Re: [PATCH v1 12/16] target/riscv: cpu_helper: Remove compile time XLEN checks, Alistair Francis, 2020/10/27
- [PATCH v1 15/16] target/riscv: Convert the get/set_field() to support 64-bit values, Alistair Francis, 2020/10/23
- [PATCH v1 13/16] target/riscv: csr: Remove compile time XLEN checks, Alistair Francis, 2020/10/23
  - Re: [PATCH v1 13/16] target/riscv: csr: Remove compile time XLEN checks, Bin Meng, 2020/10/26
- [PATCH v1 16/16] target/riscv: Consolidate *statush registers, Alistair Francis, 2020/10/23
  - Re: [PATCH v1 16/16] target/riscv: Consolidate *statush registers, Richard Henderson <=
  - Re: [PATCH v1 16/16] target/riscv: Consolidate *statush registers, Bin Meng, 2020/10/26
- [PATCH v1 14/16] target/riscv: cpu: Set XLEN independently from target, Alistair Francis, 2020/10/23
  - Re: [PATCH v1 14/16] target/riscv: cpu: Set XLEN independently from target, Bin Meng, 2020/10/26
- Re: [PATCH v1 00/16] RISC-V: Start to remove xlen preprocess, Bin Meng, 2020/10/26
  - Re: [PATCH v1 00/16] RISC-V: Start to remove xlen preprocess, Alistair Francis, 2020/10/26

Prev by Date: Re: [PATCH v1 2/4] hw/riscv: migrate fdt field to generic MachineState
Next by Date: Re: [PATCH v1 1/5] target/riscv: Add a virtualised MMU Mode
Previous by thread: [PATCH v1 16/16] target/riscv: Consolidate *statush registers
Next by thread: Re: [PATCH v1 16/16] target/riscv: Consolidate *statush registers
Index(es):
- Date
- Thread